URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
[/] [minsoc/] [trunk/] [sw/] [support/] [tick.c] - Diff between revs 53 and 64
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 53 |
Rev 64 |
#include "../support/or1200.h"
|
#include "or1200.h"
|
#include "../support/support.h"
|
#include "support.h"
|
#include "tick.h"
|
#include "tick.h"
|
|
|
int tick_int;
|
int tick_int;
|
|
|
void tick_ack(void)
|
void tick_ack(void)
|
{
|
{
|
tick_int--;
|
tick_int--;
|
}
|
}
|
|
|
void tick_init(void)
|
void tick_init(void)
|
{
|
{
|
mtspr(SPR_TTMR, 25000000 & SPR_TTMR_PERIOD); //1s
|
mtspr(SPR_TTMR, 25000000 & SPR_TTMR_PERIOD); //1s
|
//mtspr(SPR_TTMR, 125000 & SPR_TTMR_PERIOD); //5ms
|
//mtspr(SPR_TTMR, 125000 & SPR_TTMR_PERIOD); //5ms
|
|
|
mtspr(SPR_TTMR, mfspr(SPR_TTMR) | SPR_TTMR_RT | SPR_TTMR_IE); //restart after match, enable interrupt
|
mtspr(SPR_TTMR, mfspr(SPR_TTMR) | SPR_TTMR_RT | SPR_TTMR_IE); //restart after match, enable interrupt
|
mtspr(SPR_TTMR, mfspr(SPR_TTMR) & ~(SPR_TTMR_IP)); //clears interrupt
|
mtspr(SPR_TTMR, mfspr(SPR_TTMR) & ~(SPR_TTMR_IP)); //clears interrupt
|
|
|
//set OR1200 to accept exceptions
|
//set OR1200 to accept exceptions
|
mtspr(SPR_SR, mfspr(SPR_SR) | SPR_SR_TEE);
|
mtspr(SPR_SR, mfspr(SPR_SR) | SPR_SR_TEE);
|
|
|
tick_int = 0;
|
tick_int = 0;
|
}
|
}
|
|
|
void tick_except(void)
|
void tick_except(void)
|
{
|
{
|
tick_int++;
|
tick_int++;
|
mtspr(SPR_TTMR, mfspr(SPR_TTMR) & ~(SPR_TTMR_IP)); //clears interrupt
|
mtspr(SPR_TTMR, mfspr(SPR_TTMR) & ~(SPR_TTMR_IP)); //clears interrupt
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.