OpenCores
URL https://opencores.org/ocsvn/qspiflash/qspiflash/trunk

Subversion Repositories qspiflash

[/] [qspiflash/] [trunk/] [bench/] [cpp/] [eqspiflashsim.h] - Diff between revs 14 and 16

Show entire file | Details | Blame | View Log

Rev 14 Rev 16
Line 1... Line 1...
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Filename:    eqspiflashsim.h
// Filename:    eqspiflashsim.h
//
//
// Project:     OpenArty, an entirely open SoC based upon the Arty platform
// Project:     Wishbone Controlled Quad SPI Flash Controller
//
//
// Purpose:     This library simulates the operation of an Extended Quad-SPI
// Purpose:     This library simulates the operation of an Extended Quad-SPI
//              commanded flash, such as the N25Q128A used on the Arty
//              commanded flash, such as the N25Q128A used on the Arty
//              development board by Digilent.  As such, it is defined by
//              development board by Digilent.  As such, it is defined by
//              16 MBytes of memory (4 MWords).
//              16 MBytes of memory (4 MWords).
Line 12... Line 12...
// Creator:     Dan Gisselquist, Ph.D.
// Creator:     Dan Gisselquist, Ph.D.
//              Gisselquist Technology, LLC
//              Gisselquist Technology, LLC
//
//
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
// Copyright (C) 2015,2017, Gisselquist Technology, LLC
//
//
// This program is free software (firmware): you can redistribute it and/or
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
// your option) any later version.
Line 25... Line 25...
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// You should have received a copy of the GNU General Public License along
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
// target there if the PDF file isn't present.)  If not, see
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
// <http://www.gnu.org/licenses/> for a copy.
//
//
// License:     GPL, v3, as defined and found on www.gnu.org,
// License:     GPL, v3, as defined and found on www.gnu.org,
//              http://www.gnu.org/licenses/gpl.html
//              http://www.gnu.org/licenses/gpl.html
Line 61... Line 61...
                EQSPIF_RDLOCK,
                EQSPIF_RDLOCK,
                EQSPIF_WRLOCK,
                EQSPIF_WRLOCK,
                EQSPIF_RDID,
                EQSPIF_RDID,
                EQSPIF_RELEASE,
                EQSPIF_RELEASE,
                EQSPIF_FAST_READ,
                EQSPIF_FAST_READ,
                EQSPIF_QUAD_READ_CMD,
                EQSPIF_QUAD_OREAD_CMD,
 
                EQSPIF_QUAD_IOREAD_CMD,
                EQSPIF_QUAD_READ,
                EQSPIF_QUAD_READ,
                EQSPIF_PP,
                EQSPIF_PP,
                EQSPIF_QPP,
                EQSPIF_QPP,
        // Erase states
        // Erase states
                EQSPIF_SUBSECTOR_ERASE,
                EQSPIF_SUBSECTOR_ERASE,
Line 80... Line 81...
 
 
        EQSPIF_STATE    m_state;
        EQSPIF_STATE    m_state;
        char            *m_mem, *m_pmem, *m_otp, *m_lockregs;
        char            *m_mem, *m_pmem, *m_otp, *m_lockregs;
        int             m_last_sck;
        int             m_last_sck;
        unsigned        m_write_count, m_ireg, m_oreg, m_sreg, m_addr,
        unsigned        m_write_count, m_ireg, m_oreg, m_sreg, m_addr,
                        m_count, m_vconfig, m_mode_byte, m_creg,
                        m_count, m_vconfig, m_mode_byte, m_creg, m_membytes,
                        m_nvconfig, m_evconfig, m_flagreg, m_nxtout[4];
                        m_memmask, m_nvconfig, m_evconfig, m_flagreg, m_nxtout[4];
        bool            m_quad_mode, m_debug, m_otp_wp;
        bool            mode, m_debug, m_otp_wp;
 
 
 
        typedef enum {
 
                EQSPIF_QMODE_SPI = 0,
 
                EQSPIF_QMODE_QSPI_ADDR,
 
                EQSPIF_QMODE_SPI_ADDR
 
        } QUAD_MODE;
 
        QUAD_MODE       m_quad_mode;
 
 
public:
public:
        EQSPIFLASHSIM(void);
        EQSPIFLASHSIM(const int lglen = 24, bool debug = false);
        void    load(const char *fname) { load(0, fname); }
        void    load(const char *fname) { load(0, fname); }
        void    load(const unsigned addr, const char *fname);
        void    load(const unsigned addr, const char *fname);
 
        void    load(const uint32_t offset, const char *data, const uint32_t len);
        void    debug(const bool dbg) { m_debug = dbg; }
        void    debug(const bool dbg) { m_debug = dbg; }
        bool    debug(void) const { return m_debug; }
        bool    debug(void) const { return m_debug; }
        bool    write_enabled(void) const { return m_debug; }
        bool    write_enabled(void) const { return m_debug; }
        unsigned counts_till_idle(void) const {
        unsigned counts_till_idle(void) const {
                return m_write_count; }
                return m_write_count; }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.