OpenCores
URL https://opencores.org/ocsvn/qspiflash/qspiflash/trunk

Subversion Repositories qspiflash

[/] [qspiflash/] [trunk/] [bench/] [cpp/] [qspiflashsim.cpp] - Diff between revs 9 and 15

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 15
Line 1... Line 1...
///////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
//
//
// Filename:    spiflashsim.cpp
// Filename:    qspiflashsim.cpp
//
//
// Project:     Wishbone Controlled Quad SPI Flash Controller
// Project:     Wishbone Controlled Quad SPI Flash Controller
//
//
// Purpose:     This library simulates the operation of a Quad-SPI commanded
// Purpose:     This library simulates the operation of a Quad-SPI commanded
//              flash, such as the S25FL032P used on the Basys-3 development
//              flash, such as the S25FL032P used on the Basys-3 development
//              board by Digilent.  As such, it is defined by 32 Mbits of
//              board by Digilent.
//              memory (4 Mbyte).
 
//
//
//              This simulator is useful for testing in a Verilator/C++
//              This simulator is useful for testing in a Verilator/C++
//              environment, where this simulator can be used in place of
//              environment, where this simulator can be used in place of
//              the actual hardware.
//              the actual hardware.
//
//
// Creator:     Dan Gisselquist
// Creator:     Dan Gisselquist, Ph.D.
//              Gisselquist Technology, LLC
//              Gisselquist Technology, LLC
//
//
///////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Copyright (C) 2015, Gisselquist Technology, LLC
// Copyright (C) 2015,2017, Gisselquist Technology, LLC
//
//
// This program is free software (firmware): you can redistribute it and/or
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
// your option) any later version.
Line 30... Line 29...
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// You should have received a copy of the GNU General Public License along
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
// target there if the PDF file isn't present.)  If not, see
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
// <http://www.gnu.org/licenses/> for a copy.
//
//
// License:     GPL, v3, as defined and found on www.gnu.org,
// License:     GPL, v3, as defined and found on www.gnu.org,
//              http://www.gnu.org/licenses/gpl.html
//              http://www.gnu.org/licenses/gpl.html
//
//
//
//
///////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
 
//
 
//
#include <stdio.h>
#include <stdio.h>
#include <string.h>
#include <string.h>
#include <assert.h>
#include <assert.h>
#include <stdlib.h>
#include <stdlib.h>
 
#include <stdint.h>
 
 
#include "qspiflashsim.h"
#include "qspiflashsim.h"
 
 
#define MEMBYTES        (1<<22)
 
 
 
static  const unsigned  DEVID = 0x0115,
static  const unsigned  DEVID = 0x0115,
        DEVESD = 0x014,
        DEVESD = 0x014,
        MICROSECONDS = 100,
        MICROSECONDS = 100,
        MILLISECONDS = MICROSECONDS * 1000,
        MILLISECONDS = MICROSECONDS * 1000,
        SECONDS = MILLISECONDS * 1000,
        SECONDS = MILLISECONDS * 1000,
Line 64... Line 64...
        tSE    = 15 * MILLISECONDS;
        tSE    = 15 * MILLISECONDS;
// or keep it at the original speed
// or keep it at the original speed
        // tPP    = 1200 * MICROSECONDS,
        // tPP    = 1200 * MICROSECONDS,
        // tSE    = 1500 * MILLISECONDS;
        // tSE    = 1500 * MILLISECONDS;
 
 
QSPIFLASHSIM::QSPIFLASHSIM(void) {
QSPIFLASHSIM::QSPIFLASHSIM(const int lglen, bool debug) {
        m_mem = new char[MEMBYTES];
        m_membytes = (1<<lglen);
 
        m_memmask = (m_membytes - 1);
 
        m_mem = new char[m_membytes];
        m_pmem = new char[256];
        m_pmem = new char[256];
        m_state = QSPIF_IDLE;
        m_state = QSPIF_IDLE;
        m_last_sck = 1;
        m_last_sck = 1;
        m_write_count = 0;
        m_write_count = 0;
        m_ireg = m_oreg = 0;
        m_ireg = m_oreg = 0;
        m_sreg = 0x01c;
        m_sreg = 0x01c;
        m_creg = 0x001; // Iinitial creg on delivery
        m_creg = 0x001; // Iinitial creg on delivery
        m_quad_mode = false;
        m_quad_mode = false;
        m_mode_byte = 0;
        m_mode_byte = 0;
 
 
        memset(m_mem, 0x0ff, MEMBYTES);
        memset(m_mem, 0x0ff, m_membytes);
}
}
 
 
void    QSPIFLASHSIM::load(const unsigned addr, const char *fname) {
void    QSPIFLASHSIM::load(const unsigned addr, const char *fname) {
        FILE    *fp;
        FILE    *fp;
        size_t  len;
        size_t  len;
 
        int     nr = 0;
 
 
        if (addr >= MEMBYTES)
        if (addr >= m_membytes)
                return;
                return;
        len = MEMBYTES-addr*4;
        // If not given, then length is from the given address until the end
 
        // of the flash memory
 
        len = m_membytes-addr*4;
 
 
        if (NULL != (fp = fopen(fname, "r"))) {
        if (NULL != (fp = fopen(fname, "r"))) {
                int     nr = 0;
 
                nr = fread(&m_mem[addr], sizeof(char), len, fp);
                nr = fread(&m_mem[addr], sizeof(char), len, fp);
                fclose(fp);
                fclose(fp);
                if (nr == 0) {
                if (nr == 0) {
                        fprintf(stderr, "SPI-FLASH: Could not read %s\n", fname);
                        fprintf(stderr, "SPI-FLASH: Could not read %s\n", fname);
                        perror("O/S Err:");
                        perror("O/S Err:");
                }
                }
        } else {
        } else {
                fprintf(stderr, "SPI-FLASH: Could not open %s\n", fname);
                fprintf(stderr, "SPI-FLASH: Could not open %s\n", fname);
                perror("O/S Err:");
                perror("O/S Err:");
        }
        }
 
 
 
        for(unsigned i=nr; i<m_membytes; i++)
 
                m_mem[i] = 0x0ff;
 
}
 
 
 
void    QSPIFLASHSIM::load(const uint32_t offset, const char *data, const uint32_t len) {
 
        uint32_t        moff = (offset & (m_memmask));
 
 
 
        memcpy(&m_mem[moff], data, len);
}
}
 
 
#define QOREG(A)        m_oreg = ((m_oreg & (~0x0ff))|(A&0x0ff))
#define QOREG(A)        m_oreg = ((m_oreg & (~0x0ff))|(A&0x0ff))
 
 
int     QSPIFLASHSIM::operator()(const int csn, const int sck, const int dat) {
int     QSPIFLASHSIM::operator()(const int csn, const int sck, const int dat) {
Line 163... Line 176...
                } else if (m_state == QSPIF_BULK_ERASE) {
                } else if (m_state == QSPIF_BULK_ERASE) {
                        m_write_count = tBE;
                        m_write_count = tBE;
                        m_state = QSPIF_IDLE;
                        m_state = QSPIF_IDLE;
                        m_sreg &= (~QSPIF_WEL_FLAG);
                        m_sreg &= (~QSPIF_WEL_FLAG);
                        m_sreg |= (QSPIF_WIP_FLAG);
                        m_sreg |= (QSPIF_WIP_FLAG);
                        for(int i=0; i<MEMBYTES; i++)
                        for(unsigned i=0; i<m_membytes; i++)
                                m_mem[i] = 0x0ff;
                                m_mem[i] = 0x0ff;
                } else if (m_state == QSPIF_DEEP_POWER_DOWN) {
                } else if (m_state == QSPIF_DEEP_POWER_DOWN) {
                        m_write_count = tDP;
                        m_write_count = tDP;
                        m_state = QSPIF_IDLE;
                        m_state = QSPIF_IDLE;
                } else if (m_state == QSPIF_RELEASE) {
                } else if (m_state == QSPIF_RELEASE) {
Line 217... Line 230...
        if (m_state == QSPIF_QUAD_READ_IDLE) {
        if (m_state == QSPIF_QUAD_READ_IDLE) {
                assert(m_quad_mode);
                assert(m_quad_mode);
                if (m_count == 24) {
                if (m_count == 24) {
                        if (m_debug) printf("QSPI: Entering from Quad-Read Idle to Quad-Read\n");
                        if (m_debug) printf("QSPI: Entering from Quad-Read Idle to Quad-Read\n");
                        if (m_debug) printf("QSPI: QI/O Idle Addr = %02x\n", m_ireg&0x0ffffff);
                        if (m_debug) printf("QSPI: QI/O Idle Addr = %02x\n", m_ireg&0x0ffffff);
                        m_addr = (m_ireg) & 0x0ffffff;
                        m_addr = (m_ireg) & m_memmask;
                        assert((m_addr & 0xfc00000)==0);
                        assert((m_addr & (~(m_memmask)))==0);
                        m_state = QSPIF_QUAD_READ;
                        m_state = QSPIF_QUAD_READ;
                } m_oreg = 0;
                } m_oreg = 0;
        } else if (m_count == 8) {
        } else if (m_count == 8) {
                QOREG(0x0a5);
                QOREG(0x0a5);
                // printf("SFLASH-CMD = %02x\n", m_ireg & 0x0ff);
                // printf("SFLASH-CMD = %02x\n", m_ireg & 0x0ff);
Line 360... Line 373...
                case QSPIF_CLSR:
                case QSPIF_CLSR:
                        assert(0 && "Too many clocks for CLSR command!!\n");
                        assert(0 && "Too many clocks for CLSR command!!\n");
                        break;
                        break;
                case QSPIF_RDID:
                case QSPIF_RDID:
                        if (m_count == 32) {
                        if (m_count == 32) {
                                m_addr = m_ireg & 0x0ffffff;
                                m_addr = m_ireg & m_memmask;
                                if (m_debug) printf("READID, ADDR = %08x\n", m_addr);
                                if (m_debug) printf("READID, ADDR = %08x\n", m_addr);
                                QOREG((DEVID>>8));
                                QOREG((DEVID>>8));
                                if (m_debug) printf("QSPI: READING ID, %02x\n", (DEVID>>8)&0x0ff);
                                if (m_debug) printf("QSPI: READING ID, %02x\n", (DEVID>>8)&0x0ff);
                        } else if (m_count > 32) {
                        } else if (m_count > 32) {
                                if (((m_count-32)>>3)&1)
                                if (((m_count-32)>>3)&1)
Line 384... Line 397...
                        if (m_debug) printf("Read CREG = %02x\n", m_creg);
                        if (m_debug) printf("Read CREG = %02x\n", m_creg);
                        QOREG(m_creg);
                        QOREG(m_creg);
                        break;
                        break;
                case QSPIF_FAST_READ:
                case QSPIF_FAST_READ:
                        if (m_count == 32) {
                        if (m_count == 32) {
                                m_addr = m_ireg & 0x0ffffff;
                                m_addr = m_ireg & m_memmask;
                                if (m_debug) printf("FAST READ, ADDR = %08x\n", m_addr);
                                if (m_debug) printf("FAST READ, ADDR = %08x\n", m_addr);
                                QOREG(0x0c3);
                                QOREG(0x0c3);
                                assert((m_addr & 0xfc00000)==0);
                                assert((m_addr & (~(m_memmask)))==0);
                        } else if ((m_count >= 40)&&(0 == (m_sreg&0x01))) {
                        } else if ((m_count >= 40)&&(0 == (m_sreg&0x01))) {
                                //if (m_count == 40)
                                //if (m_count == 40)
                                        //printf("DUMMY BYTE COMPLETE ...\n");
                                        //printf("DUMMY BYTE COMPLETE ...\n");
                                QOREG(m_mem[m_addr++]);
                                QOREG(m_mem[m_addr++]);
                                // if (m_debug) printf("SPIF[%08x] = %02x\n", m_addr-1, m_oreg);
                                // if (m_debug) printf("SPIF[%08x] = %02x\n", m_addr-1, m_oreg);
Line 400... Line 413...
                case QSPIF_QUAD_READ_CMD:
                case QSPIF_QUAD_READ_CMD:
                        // The command to go into quad read mode took 8 bits
                        // The command to go into quad read mode took 8 bits
                        // that changes the timings, else we'd use quad_Read
                        // that changes the timings, else we'd use quad_Read
                        // below
                        // below
                        if (m_count == 32) {
                        if (m_count == 32) {
                                m_addr = m_ireg & 0x0ffffff;
                                m_addr = m_ireg & m_memmask;
                                // printf("FAST READ, ADDR = %08x\n", m_addr);
                                // printf("FAST READ, ADDR = %08x\n", m_addr);
                                // printf("QSPI: QUAD READ, ADDR = %06x\n", m_addr);
                                // printf("QSPI: QUAD READ, ADDR = %06x\n", m_addr);
                                assert((m_addr & 0xfc00000)==0);
                                assert((m_addr & (~(m_memmask)))==0);
                        } else if (m_count == 32+24) {
                        } else if (m_count == 32+24) {
                                m_mode_byte = (m_ireg>>16) & 0x0ff;
                                m_mode_byte = (m_ireg>>16) & 0x0ff;
                                // printf("QSPI: MODE BYTE = %02x\n", m_mode_byte);
                                // printf("QSPI: MODE BYTE = %02x\n", m_mode_byte);
                        } else if ((m_count > 32+24)&&(0 == (m_sreg&0x01))) {
                        } else if ((m_count > 32+24)&&(0 == (m_sreg&0x01))) {
                                QOREG(m_mem[m_addr++]);
                                QOREG(m_mem[m_addr++]);
Line 424... Line 437...
                                // printf("QSPIF[%08x]/QR = %02x\n", m_addr-1, m_oreg & 0x0ff);
                                // printf("QSPIF[%08x]/QR = %02x\n", m_addr-1, m_oreg & 0x0ff);
                        } else m_oreg = 0;
                        } else m_oreg = 0;
                        break;
                        break;
                case QSPIF_PP:
                case QSPIF_PP:
                        if (m_count == 32) {
                        if (m_count == 32) {
                                m_addr = m_ireg & 0x0ffffff;
                                m_addr = m_ireg & m_memmask;
                                if (m_debug) printf("QSPI: PAGE-PROGRAM ADDR = %06x\n", m_addr);
                                if (m_debug) printf("QSPI: PAGE-PROGRAM ADDR = %06x\n", m_addr);
                                assert((m_addr & 0xfc00000)==0);
                                assert((m_addr & (~(m_memmask)))==0);
                                // m_page = m_addr >> 8;
                                // m_page = m_addr >> 8;
                                for(int i=0; i<256; i++)
                                for(int i=0; i<256; i++)
                                        m_pmem[i] = 0x0ff;
                                        m_pmem[i] = 0x0ff;
                        } else if (m_count >= 40) {
                        } else if (m_count >= 40) {
                                m_pmem[m_addr & 0x0ff] = m_ireg & 0x0ff;
                                m_pmem[m_addr & 0x0ff] = m_ireg & 0x0ff;
                                // printf("QSPI: PMEM[%02x] = 0x%02x -> %02x\n", m_addr & 0x0ff, m_ireg & 0x0ff, (m_pmem[(m_addr & 0x0ff)]&0x0ff));
                                // printf("QSPI: PMEM[%02x] = 0x%02x -> %02x\n", m_addr & 0x0ff, m_ireg & 0x0ff, (m_pmem[(m_addr & 0x0ff)]&0x0ff));
                                m_addr = (m_addr & (~0x0ff)) | ((m_addr+1)&0x0ff);
                                m_addr = (m_addr & (~0x0ff)) | ((m_addr+1)&0x0ff);
                        } break;
                        } break;
                case QSPIF_QPP:
                case QSPIF_QPP:
                        if (m_count == 32) {
                        if (m_count == 32) {
                                m_addr = m_ireg & 0x0ffffff;
                                m_addr = m_ireg & m_memmask;
                                m_quad_mode = true;
                                m_quad_mode = true;
                                if (m_debug) printf("QSPI/QR: PAGE-PROGRAM ADDR = %06x\n", m_addr);
                                if (m_debug) printf("QSPI/QR: PAGE-PROGRAM ADDR = %06x\n", m_addr);
                                assert((m_addr & 0xfc00000)==0);
                                assert((m_addr & (~(m_memmask)))==0);
                                // m_page = m_addr >> 8;
                                // m_page = m_addr >> 8;
                                for(int i=0; i<256; i++)
                                for(int i=0; i<256; i++)
                                        m_pmem[i] = 0x0ff;
                                        m_pmem[i] = 0x0ff;
                        } else if (m_count >= 40) {
                        } else if (m_count >= 40) {
                                m_pmem[m_addr & 0x0ff] = m_ireg & 0x0ff;
                                m_pmem[m_addr & 0x0ff] = m_ireg & 0x0ff;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.