OpenCores
URL https://opencores.org/ocsvn/qspiflash/qspiflash/trunk

Subversion Repositories qspiflash

[/] [qspiflash/] [trunk/] [rtl/] [eqspiflash.v] - Diff between revs 9 and 10

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 10
Line 142... Line 142...
 
 
        initial o_cmd_accepted = 1'b0;
        initial o_cmd_accepted = 1'b0;
        always @(posedge i_clk_200mhz)
        always @(posedge i_clk_200mhz)
                o_cmd_accepted=((i_wb_data_stb)||(i_wb_ctrl_stb))&&(~o_wb_stall);
                o_cmd_accepted=((i_wb_data_stb)||(i_wb_ctrl_stb))&&(~o_wb_stall);
        //
        //
        // llqspi
        // lleqspi
        //
        //
        //      Providing the low-level SPI interface
        //      Providing the low-level SPI interface
        //
        //
        reg     spi_wr, spi_hold, spi_spd, spi_dir, spi_recycle;
        reg     spi_wr, spi_hold, spi_spd, spi_dir, spi_recycle;
        reg     [31:0]   spi_word;
        reg     [31:0]   spi_word;
        reg     [1:0]    spi_len;
        reg     [1:0]    spi_len;
        wire    [31:0]   spi_out;
        wire    [31:0]   spi_out;
        wire            spi_valid, spi_busy, spi_stopped;
        wire            spi_valid, spi_busy, spi_stopped;
        llqspi  lowlvl(i_clk_200mhz, spi_wr, spi_hold, spi_word, spi_len,
        lleqspi lowlvl(i_clk_200mhz, spi_wr, spi_hold, spi_word, spi_len,
                        spi_spd, spi_dir, spi_recycle, spi_out, spi_valid, spi_busy,
                        spi_spd, spi_dir, spi_recycle, spi_out, spi_valid, spi_busy,
                o_qspi_sck, o_qspi_cs_n, o_qspi_mod, o_qspi_dat, i_qspi_dat);
                o_qspi_sck, o_qspi_cs_n, o_qspi_mod, o_qspi_dat, i_qspi_dat);
        assign  spi_stopped = (o_qspi_cs_n)&&(~spi_busy)&&(~spi_wr);
        assign  spi_stopped = (o_qspi_cs_n)&&(~spi_busy)&&(~spi_wr);
 
 
 
 
Line 1252... Line 1252...
                        r_ctdat_len <= 1'b0; // 8-bit data
                        r_ctdat_len <= 1'b0; // 8-bit data
                        end
                        end
                endcase
                endcase
        end
        end
 
 
        assign  o_quad = 1'b0;
        assign  o_quad = 1'b1;
 
 
        reg     nxt_data_ack;
        reg     nxt_data_ack;
 
 
        // Second step, actually drive the state machine
        // Second step, actually drive the state machine
        initial ctstate = `CT_IDLE;
        initial ctstate = `CT_IDLE;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.