OpenCores
URL https://opencores.org/ocsvn/robust_axi_fabric/robust_axi_fabric/trunk

Subversion Repositories robust_axi_fabric

[/] [robust_axi_fabric/] [trunk/] [src/] [base/] [def_ic.txt] - Diff between revs 15 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 16
Line 25... Line 25...
//// PURPOSE.  See the GNU Lesser General Public License for more////
//// PURPOSE.  See the GNU Lesser General Public License for more////
//// details. http://www.gnu.org/licenses/lgpl.html              ////
//// details. http://www.gnu.org/licenses/lgpl.html              ////
////                                                             ////
////                                                             ////
//////////////////////////////////////////////////////////////////##>
//////////////////////////////////////////////////////////////////##>
 
 
 
REQUIRE(1.3)
 
 
INCLUDE def_ic_static.txt
INCLUDE def_ic_static.txt
 
 
SWAP #FFD       #1                              ##flip-flop delay
SWAP #FFD       #1                              ##flip-flop delay
 
 
SWAP.USER PREFIX     fabric_MASTER_NUM_SLAVE_NUM     ##prefix for all module and file names
SWAP.USER PREFIX     fabric_MASTER_NUM_SLAVE_NUM     ##prefix for all module and file names
 
 
SWAP.USER MASTER_NUM 3                               ##number of masters
SWAP.USER MASTER_NUM 3                               ##number of masters
SWAP.USER SLAVE_NUM  6                               ##number of slaves
SWAP.USER SLAVE_NUM  6                               ##number of slaves
 
 
DEFINE.USER DEF_DECERR_SLV                           ##use interanl decode slave error
 
 
 
SWAP ID_BITS    3                               ##AXI ID bits
 
LOOP M0_IDX     2                               ##number of IDs for master 0
 
SWAP ID_M0_ID0  ID_BITS'b000                    ##master 0 ID0
 
SWAP ID_M0_ID1  ID_BITS'b001                    ##master 0 ID1
 
LOOP M1_IDX     1                               ##number of IDs for master 1
 
SWAP ID_M1_ID0  ID_BITS'b011                    ##master 1 ID0
 
LOOP M2_IDX     1                               ##number of IDs for master 2
 
SWAP ID_M2_ID0  ID_BITS'b101                    ##master 2 ID0
 
 
 
SWAP.USER CMD_DEPTH  8                               ##AXI command depth for read and write
SWAP.USER CMD_DEPTH  8                               ##AXI command depth for read and write
 
 
SWAP.USER DATA_BITS 64                               ##AXI data bits
SWAP.USER DATA_BITS 64                               ##AXI data bits
SWAP.USER ADDR_BITS 32                               ##AXI address bits
SWAP.USER ADDR_BITS 32                               ##AXI address bits
 
 
 
DEFINE.USER          DEF_DECERR_SLV                  ##use interanl decode slave error
 
 
SWAP.USER USER_BITS  4                               ##AXI user bits
SWAP.USER USER_BITS  4                               ##AXI user bits
 
 
 
SWAP.USER ID_BITS    3                               ##AXI ID bits
 
 
 
GROUP.USER M0_ID is {                                ##Supported AXI IDs for master 0
 
  b000
 
  b001
 
}
 
GROUP.USER M1_ID is {                                ##Supported AXI IDs for master
 
  b011
 
}
 
GROUP.USER M2_ID is {                                ##Supported AXI IDs for master 2
 
  b101
 
}
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.