OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [dev/] [board.h] - Diff between revs 45 and 53

Show entire file | Details | Blame | View Log

Rev 45 Rev 53
Line 107... Line 107...
} WBSCOPE;
} WBSCOPE;
 
 
#define IOADDR          0x000400
#define IOADDR          0x000400
#define SCOPEADDR       0x000800
#define SCOPEADDR       0x000800
// #define FCTLADDR     0x000c00 // Flash control, depends upon write capability
// #define FCTLADDR     0x000c00 // Flash control, depends upon write capability
#define RAMADDR         0x004000
#define BKRAM           (void *)0x004000
 
#define FLASH           (void *)0x1000000
 
#define SDRAM           (void *)0
#define RAMSZ           (RAMADDR)
#define RAMSZ           (RAMADDR)
#define FLASHADDR       0x1000000
 
#define RESET_ADDR      0x1200000
 
#define FLASHSZ         (FLASHADDR)
#define FLASHSZ         (FLASHADDR)
 
#define MEMLEN          0x04000
 
#define FLASHLEN        0x1000000
 
#define RESET_ADDR      0x1200000
 
 
 
#define CLOCKFREQHZ     80000000
 
#define CLOCKFREQ_HZ    CLOCKFREQHZ
 
 
static  volatile IOSPACE *const _sys   = (IOSPACE *)IOADDR;
static  volatile IOSPACE *const _sys   = (IOSPACE *)IOADDR;
 
#define _ZIP_HAS_WBUARTRX
 
#define _uartrx         _sys->io_uart
 
#define _ZIP_HAS_LONELY_UART
 
#define LONELY_UART
 
#define _uart           _sys->io_uart
 
 
static  volatile WBSCOPE *const _scope = (WBSCOPE *)SCOPEADDR;
static  volatile WBSCOPE *const _scope = (WBSCOPE *)SCOPEADDR;
 
 
 
#define SYSTIMER        _sys->io_timer
 
#define SYSPIC          _sys->io_pic
 
 
 
#define valid_ram_region(PTR,LN) (((int)(PTR)>=RAMADDR)&&((int)(PTR+LN)<RAMADDR+RAMSZ))
 
#define valid_flash_region(PTR,LN) (((int)(PTR)>=FLASHADDR)&&((int)(PTR+LN)<FLASHADDR+FLASHSZ))
 
#define valid_mem_region(PTR,LN)        ((valid_ram_region(PTR,LN))||(valid_flash_region(PTR,LN)))
 
 
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.