OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [dev/] [rtcsim.h] - Diff between revs 15 and 21

Only display areas with differences | Details | Blame | View Log

Rev 15 Rev 21
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Filename:    rtcsim.h
// Filename:    rtcsim.h
//
//
// Project:     CMod S6 System on a Chip, ZipCPU demonstration project
// Project:     CMod S6 System on a Chip, ZipCPU demonstration project
//
//
// Purpose:     Since we lost the real-time clock on board due to space
// Purpose:     Since we lost the real-time clock on board due to space
//              constraints, this unit attempts to replace that functionality
//              constraints, this unit attempts to replace that functionality
//      in software.
//      in software.
//
//
// Creator:     Dan Gisselquist, Ph.D.
// Creator:     Dan Gisselquist, Ph.D.
//              Gisselquist Technology, LLC
//              Gisselquist Technology, LLC
//
//
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
//
//
// This program is free software (firmware): you can redistribute it and/or
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
// your option) any later version.
//
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// You should have received a copy of the GNU General Public License along
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// target there if the PDF file isn't present.)  If not, see
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
// <http://www.gnu.org/licenses/> for a copy.
//
//
// License:     GPL, v3, as defined and found on www.gnu.org,
// License:     GPL, v3, as defined and found on www.gnu.org,
//              http://www.gnu.org/licenses/gpl.html
//              http://www.gnu.org/licenses/gpl.html
//
//
//
//
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
//
//
#ifndef RTCSIM_H
#ifndef RTCSIM_H
#define RTCSIM_H
#define RTCSIM_H
 
 
extern unsigned rtcclock, rtcalarm, rtcdate;
extern unsigned rtcclock, rtcalarm, rtcdate;
#ifdef  ZIPOS
#ifdef  ZIPOS
SEMAPHORE       SEMDATE, SEMCLOCK;
// SEMAPHORE    SEMDATE, SEMCLOCK;
 
#define SEMGET(A)
 
#define SEMPUT(A)
 
#define semget(A)
 
#define semput(A)
#endif
#endif
 
 
extern  unsigned        rtcnext(unsigned now);
extern  unsigned        rtcnext(unsigned now);
extern  unsigned        rtcdatenext(unsigned today);
extern  unsigned        rtcdatenext(unsigned today);
 
 
#ifdef  ZIPOS
#ifdef  ZIPOS
extern  void rtctask(void);
extern  void rtctask(void);
#endif  // ZIPOS
#endif  // ZIPOS
#endif  // RTCSIM_H
#endif  // RTCSIM_H
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.