OpenCores
URL https://opencores.org/ocsvn/scan_based_serial_communication/scan_based_serial_communication/trunk

Subversion Repositories scan_based_serial_communication

[/] [scan_based_serial_communication/] [trunk/] [scan_signal_list.pl] - Diff between revs 5 and 6

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 6
Line 5... Line 5...
# This must be defined, whether or not it's used
# This must be defined, whether or not it's used
my $scan_reset_name = 'scan_reset';
my $scan_reset_name = 'scan_reset';
 
 
# Values are always readable (the buffering latch is what is read if writable)
# Values are always readable (the buffering latch is what is read if writable)
my @signal_list = ( # Inputs - outside to chip
my @signal_list = ( # Inputs - outside to chip
 
 
                    { size =>   1, writable => 1, name => $scan_reset_name},
                    { size =>   1, writable => 1, name => $scan_reset_name},
 
 
 
 
 
                    { size =>   1, writable => 1, name => 'memory_load_mode'},
 
 
 
 
 
                    { size =>   9, writable => 1, name => 'addr'},
 
                    { size =>  64, writable => 1, name => 'input_data'},
 
                    { size =>  64, writable => 0, name => 'output_data'},
 
                    { size =>   1, writable => 1, name => 'w1_r0'},
 
 
 
 
 
 
                    { size =>   1, writable => 1, name => 'write_data_1'},
                    { size =>   1, writable => 1, name => 'write_data_1'},
                    { size =>   2, writable => 1, name => 'write_data_2'},
                    { size =>   2, writable => 1, name => 'write_data_2'},
                    { size =>   3, writable => 1, name => 'write_data_3'},
                    { size =>   3, writable => 1, name => 'write_data_3'},
 
 
                    { size =>  16, writable => 1, name => 'write_data_array', addr_bits => 2, data_bits => 4},
                    { size =>  16, writable => 1, name => 'write_data_array', addr_bits => 2, data_bits => 4},

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.