OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [spwamba_gr-xc3s1500/] [Makefile] - Diff between revs 5 and 7

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 5 Rev 7
#
#
# Makefile for a LEON3 with SpaceWire Light on a Pender GR-XC3S1500 board.
# Makefile for a LEON3 with SpaceWire Light on a Pender GR-XC3S1500 board.
#
#
-include .config
-include .config
# Change this to your local GRLIB directory.
# Change this to your local GRLIB directory.
GRLIB = /data/leon3/grlib-gpl-1.0.22-b4095
GRLIB = /data/leon3/grlib-gpl-1.1.0-b4104
 
 
TOP=leon3mp
TOP=leon3mp
BOARD=gr-xc3s-1500
BOARD=gr-xc3s-1500
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
UCF=leon3mp.ucf
UCF=leon3mp.ucf
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
EFFORT=high
EFFORT=high
ISEMAPOPT=-timing
ISEMAPOPT=-timing
XSTOPT=
XSTOPT=
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
SDCFILE=default.sdc
SDCFILE=default.sdc
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
VCOMOPT=-explicit
VCOMOPT=-explicit
TECHLIBS = unisim
TECHLIBS = unisim
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
        tmtc openchip hynix cypress ihp gleichmann gsi fmf spansion
        tmtc openchip hynix cypress ihp gleichmann gsi fmf spansion
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest ddr \
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan pci leon3ft ambatest ddr \
        haps ascs slink coremp7
        haps ascs slink coremp7
FILESKIP = grcan.vhd
FILESKIP = grcan.vhd
RTLDIR = ../../rtl/vhdl
RTLDIR = ../../rtl/vhdl
VHDLSYNFILES = config.vhd leon3mp.vhd \
VHDLSYNFILES = config.vhd leon3mp.vhd \
  $(RTLDIR)/spwpkg.vhd      \
  $(RTLDIR)/spwpkg.vhd      \
  $(RTLDIR)/spwlink.vhd     \
  $(RTLDIR)/spwlink.vhd     \
  $(RTLDIR)/spwrecv.vhd     \
  $(RTLDIR)/spwrecv.vhd     \
  $(RTLDIR)/spwxmit.vhd     \
  $(RTLDIR)/spwxmit.vhd     \
  $(RTLDIR)/spwxmit_fast.vhd \
  $(RTLDIR)/spwxmit_fast.vhd \
  $(RTLDIR)/spwrecvfront_generic.vhd \
  $(RTLDIR)/spwrecvfront_generic.vhd \
  $(RTLDIR)/spwrecvfront_fast.vhd \
  $(RTLDIR)/spwrecvfront_fast.vhd \
 
  $(RTLDIR)/syncdff.vhd \
 
  $(RTLDIR)/spwram.vhd \
  $(RTLDIR)/spwambapkg.vhd  \
  $(RTLDIR)/spwambapkg.vhd  \
  $(RTLDIR)/spwamba.vhd     \
  $(RTLDIR)/spwamba.vhd     \
  $(RTLDIR)/spwahbmst.vhd   \
  $(RTLDIR)/spwahbmst.vhd   \
include $(GRLIB)/bin/Makefile
include $(GRLIB)/bin/Makefile
.config:
.config:
        cp -a defconfig .config
        cp -a defconfig .config
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.