OpenCores
URL https://opencores.org/ocsvn/spi_master_slave/spi_master_slave/trunk

Subversion Repositories spi_master_slave

[/] [spi_master_slave/] [trunk/] [syn/] [readme.txt] - Diff between revs 9 and 10

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 10
Line 1... Line 1...
SPI_MASTER_ATLYS
SPI_MASTER_ATLYS
================
================
 
 
This is a ISE 13.1 project to test the spi_master.vhd model in silicon.
This is a ISE 13.1 project to test the spi_master.vhd, spi_slave.vhd and grp_debouncer.vhd models in silicon.
 
 
The target board is a Digilent Atlys FPGA board (Spartan-6 @ 100MHz), and the circuit was tested at different SPI clock frequencies.
The target board is a Digilent Atlys FPGA board (Spartan-6 @ 100MHz), and the circuit was tested at different SPI clock frequencies.
 
 
See the scope screenshots in the spi_master_scope_photos.zip file for each SPI frequency tested.
See the scope screenshots in the spi_master_scope_photos.zip file for each SPI frequency tested.
 
The circuit verifies both master and slave cores, with transmit and receive streams operating full-duplex at 50MHz of SPI clock.
 
 
This circuit also includes a very robust debouncing circuit to use with multiple inputs. The model, "grp_debouncer.vhd" is also published under a LGPL license.
This circuit also includes a very robust debouncing circuit to use with multiple inputs. The model, "grp_debouncer.vhd" is also published under a LGPL license.
 
 
The files are:
The files are:
-------------
-------------
Line 24... Line 23...
 
 
 
 
 
 
If you need assistance on putting this to work, please place a thread in the OpenCores forum, and I will be glad to answer.
If you need assistance on putting this to work, please place a thread in the OpenCores forum, and I will be glad to answer.
 
 
If you find a bug or a design fault in the models, or if you have an issue that you like to be addressed, please open a bug/issue in the OpenCores bugtracker for this project, at http://opencores.org/project,spi_master_slave,bugtracker.
If you find a bug or a design fault in the models, or if you have an issue that you like to be addressed, please open a bug/issue in the OpenCores bugtracker for this project, at
 
                http://opencores.org/project,spi_master_slave,bugtracker
 
 
In any case, thank you very much for testing this core.
In any case, thank you very much for testing this core.
 
 
 
 
Jonny Doin
Jonny Doin

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.