OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [versatile_library_altera.v] - Diff between revs 55 and 56

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 55 Rev 56
Line 2062... Line 2062... 
reg [dat_width-1:0] wb_dat_o;
 
reg [dat_width-1:0] wb_dat_o;
 
output wb_stall_o;
 
output wb_stall_o;
 
output wb_ack_o;
 
output wb_ack_o;
 
reg wb_ack_o;
 
reg wb_ack_o;
 
input wb_clk, wb_rst;
 
input wb_clk, wb_rst;
 
 
 
wire [dat_width/8-1:0] cke;
 
generate
 
generate
 
if (dat_width==32) begin
 
if (dat_width==32) begin
 
reg [7:0] ram3 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram3 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram2 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram2 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram1 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram1 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram0 [1<<(adr_width-2)-1:0];
 
reg [7:0] ram0 [1<<(adr_width-2)-1:0];
 
 
 
assign cke = wb_sel_i & {(dat_width/8){wb_we_i}};
 
    always @ (posedge wb_clk)
 
    always @ (posedge wb_clk)
 
    begin
 
    begin
 
        if (wb_sel_i[3]) ram3[wb_adr_i[adr_width-1:2]] <= wb_dat_i[31:24];
 
        if (cke[3]) ram3[wb_adr_i[adr_width-1:2]] <= wb_dat_i[31:24];
 
        if (wb_sel_i[2]) ram2[wb_adr_i[adr_width-1:2]] <= wb_dat_i[23:16];
 
        if (cke[2]) ram2[wb_adr_i[adr_width-1:2]] <= wb_dat_i[23:16];
 
        if (wb_sel_i[1]) ram1[wb_adr_i[adr_width-1:2]] <= wb_dat_i[15:8];
 
        if (cke[1]) ram1[wb_adr_i[adr_width-1:2]] <= wb_dat_i[15:8];
 
        if (wb_sel_i[0]) ram0[wb_adr_i[adr_width-1:2]] <= wb_dat_i[7:0];
 
        if (cke[0]) ram0[wb_adr_i[adr_width-1:2]] <= wb_dat_i[7:0];
 
        wb_dat_o <= {ram3[wb_adr_i[adr_width-1:2]],ram2[wb_adr_i[adr_width-1:2]],ram1[wb_adr_i[adr_width-1:2]],ram0[wb_adr_i[adr_width-1:2]]};
 
        wb_dat_o <= {ram3[wb_adr_i[adr_width-1:2]],ram2[wb_adr_i[adr_width-1:2]],ram1[wb_adr_i[adr_width-1:2]],ram0[wb_adr_i[adr_width-1:2]]};
 
    end
 
    end
 
end
 
end
 
endgenerate
 
endgenerate
 
always @ (posedge wb_clk or posedge wb_rst)
 
always @ (posedge wb_clk or posedge wb_rst)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.