OpenCores
URL https://opencores.org/ocsvn/wb_z80/wb_z80/trunk

Subversion Repositories wb_z80

[/] [wb_z80/] [trunk/] [rtl/] [opcodes.v] - Diff between revs 26 and 27

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 26 Rev 27
Line 62... Line 62...
//    5  FDCBgrp   (indexed bit banging)
//    5  FDCBgrp   (indexed bit banging)
//
//
//
//
//-------1---------2---------3--------CVS Log -----------------------7---------8---------9--------0
//-------1---------2---------3--------CVS Log -----------------------7---------8---------9--------0
//
//
//  $Id: opcodes.v,v 1.3 2004-05-21 02:51:25 bporcella Exp $
//  $Id: opcodes.v,v 1.4 2004-05-27 14:23:36 bporcella Exp $
//
//
//  $Date: 2004-05-21 02:51:25 $
//  $Date: 2004-05-27 14:23:36 $
//  $Revision: 1.3 $
//  $Revision: 1.4 $
//  $Author: bporcella $
//  $Author: bporcella $
//  $Locker:  $
//  $Locker:  $
//  $State: Exp $
//  $State: Exp $
//
//
// Change History:
// Change History:
//      $Log: not supported by cvs2svn $
//      $Log: not supported by cvs2svn $
 
//      Revision 1.3  2004/05/21 02:51:25  bporcella
 
//      inst test  got to the worked macro
 
//
//      Revision 1.2  2004/05/18 22:31:20  bporcella
//      Revision 1.2  2004/05/18 22:31:20  bporcella
//      instruction test getting to final stages
//      instruction test getting to final stages
//
//
//      Revision 1.1  2004/04/17 18:26:06  bporcella
//      Revision 1.1  2004/04/17 18:26:06  bporcella
//      put this here to try an end-run around lint mikefile problem
//      put this here to try an end-run around lint mikefile problem
Line 428... Line 431...
        ED_ADCsHL_REG  =    8'b1001__1010, // compair with {ir[9:6],ir[3:0]}
        ED_ADCsHL_REG  =    8'b1001__1010, // compair with {ir[9:6],ir[3:0]}
        ED_LDs6NN7_REG =    8'b1001__0011, // compair with {ir[9:6],ir[3:0]}  REG = BC,DE,HL,SP                   
        ED_LDs6NN7_REG =    8'b1001__0011, // compair with {ir[9:6],ir[3:0]}  REG = BC,DE,HL,SP                   
        ED_LDsREG_6NN7 =    8'b1001__1011, // compair with {ir[9:6],ir[3:0]}  REG = BC,DE,HL,SP
        ED_LDsREG_6NN7 =    8'b1001__1011, // compair with {ir[9:6],ir[3:0]}  REG = BC,DE,HL,SP
        ED_NEG         =    7'b1001___100, // compair with {ir[9:6],ir[2:0]}  all A<= -A                  
        ED_NEG         =    7'b1001___100, // compair with {ir[9:6],ir[2:0]}  all A<= -A                  
        ED_RETN        =    7'b1001___101, // compair with {ir[9:6],ir[2:0]} and !reti
        ED_RETN        =    7'b1001___101, // compair with {ir[9:6],ir[2:0]} and !reti
 
        ED_RETI        =  10'h24D,
 
 
        DBL_REG_BC   = 2'b00,  // compair with ir[5:4]
        DBL_REG_BC   = 2'b00,  // compair with ir[5:4]
        DBL_REG_DE   = 2'b01,  // compair with ir[5:4]
        DBL_REG_DE   = 2'b01,  // compair with ir[5:4]
        DBL_REG_HL   = 2'b10,  // compair with ir[5:4]
        DBL_REG_HL   = 2'b10,  // compair with ir[5:4]
        DBL_REG_SP   = 2'b11,  // compair with ir[5:4]
        DBL_REG_SP   = 2'b11,  // compair with ir[5:4]

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.