URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
[/] [zipcpu/] [trunk/] [bench/] [asm/] [wdt.S] - Diff between revs 10 and 11
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 10 |
Rev 11 |
Line 39... |
Line 39... |
CLR R12 ; Get the address of our peripheral base
|
CLR R12 ; Get the address of our peripheral base
|
LDIHI $c000h,R12
|
LDIHI $c000h,R12
|
MOV $1+PC,R11 ; Get a memory address for a variable
|
MOV $1+PC,R11 ; Get a memory address for a variable
|
BRA $1
|
BRA $1
|
.DAT 0
|
.DAT 0
|
LDI $800h,R0 ; Start the watchdog timer
|
LDI $-1,R0 ; Start the watchdog timer
|
STO R0,$1(R12)
|
STO R0,$1(R12)
|
LSR $1,R0
|
LSR $1,R0
|
STO R0,$4(R12)
|
STO R0,$4(R12)
|
LSR $1,R0
|
LSR $1,R0
|
STO R0,$5(R12)
|
STO R0,$5(R12)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.