OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [Makefile] - Diff between revs 193 and 201

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 193 Rev 201
Line 11... Line 11...
# Creator:      Dan Gisselquist, Ph.D.
# Creator:      Dan Gisselquist, Ph.D.
#               Gisselquist Technology, LLC
#               Gisselquist Technology, LLC
#
#
################################################################################
################################################################################
#
#
# Copyright (C) 2015-2016, Gisselquist Technology, LLC
# Copyright (C) 2015-2017, Gisselquist Technology, LLC
#
#
# This program is free software (firmware): you can redistribute it and/or
# This program is free software (firmware): you can redistribute it and/or
# modify it under the terms of  the GNU General Public License as published
# modify it under the terms of  the GNU General Public License as published
# by the Free Software Foundation, either version 3 of the License, or (at
# by the Free Software Foundation, either version 3 of the License, or (at
# your option) any later version.
# your option) any later version.
Line 30... Line 30...
#
#
#
#
################################################################################
################################################################################
#
#
.PHONY: all
.PHONY: all
all: zipsystem zipbones cpudefs.h div zipmmu cpuops
all: zipsystem zipbones cpudefs.h div zipmmu cpuops pfcache
 
 
CORED:= core
CORED:= core
PRPHD:= peripherals
PRPHD:= peripherals
AUXD := aux
AUXD := aux
VSRC := zipsystem.v cpudefs.v                                   \
VSRC := zipsystem.v cpudefs.v                                   \
Line 55... Line 55...
                $(CORED)/pfcache.v                              \
                $(CORED)/pfcache.v                              \
                $(CORED)/memops.v $(CORED)/pipemem.v            \
                $(CORED)/memops.v $(CORED)/pipemem.v            \
                $(CORED)/div.v                                  \
                $(CORED)/div.v                                  \
        $(AUXD)/busdelay.v $(AUXD)/wbdblpriarb.v                \
        $(AUXD)/busdelay.v $(AUXD)/wbdblpriarb.v                \
        $(CORED)/idecode.v $(CORED)/cpuops.v
        $(CORED)/idecode.v $(CORED)/cpuops.v
 
 
VOBJ := obj_dir
VOBJ := obj_dir
 
SUBMAKE := $(MAKE) --no-print-directory --directory=$(VOBJ) -f
 
 
 
 
 
VERILATE=verilator --trace -cc -y $(CORED) -y $(PRPHD) -y $(AUXD)
 
 
$(VOBJ)/Vzipsystem.cpp: $(VSRC)
$(VOBJ)/Vzipsystem.cpp: $(VSRC)
        verilator -cc -y $(CORED) -y $(PRPHD) -y $(AUXD) zipsystem.v
        $(VERILATE) zipsystem.v
$(VOBJ)/Vzipsystem.h: $(VOBJ)/Vzipsystem.cpp
$(VOBJ)/Vzipsystem.h: $(VOBJ)/Vzipsystem.cpp
 
 
$(VOBJ)/Vzipbones.cpp: $(VZIP)
$(VOBJ)/Vzipbones.cpp: $(VZIP)
        verilator -cc -y $(CORED) -y $(PRPHD) -y $(AUXD) zipbones.v
        $(VERILATE) zipbones.v
$(VOBJ)/Vzipbones.h: $(VOBJ)/Vzipbones.cpp
$(VOBJ)/Vzipbones.h: $(VOBJ)/Vzipbones.cpp
 
 
$(VOBJ)/Vdiv.cpp: $(CORED)/div.v
$(VOBJ)/Vdiv.cpp: $(CORED)/div.v
        verilator -cc -y $(CORED) $(CORED)/div.v
        $(VERILATE) $(CORED)/div.v
$(VOBJ)/Vdiv.h: $(VOBJ)/Vdiv.cpp
$(VOBJ)/Vdiv.h: $(VOBJ)/Vdiv.cpp
 
 
$(VOBJ)/Vcpuops.cpp: $(CORED)/cpuops.v cpudefs.v
$(VOBJ)/Vcpuops.cpp: $(CORED)/cpuops.v cpudefs.v
        verilator -cc -y $(CORED) $(CORED)/cpuops.v
        $(VERILATE) $(CORED)/cpuops.v
$(VOBJ)/Vcpuops.h: $(VOBJ)/Vcpuops.cpp
$(VOBJ)/Vcpuops.h: $(VOBJ)/Vcpuops.cpp
 
 
$(VOBJ)/Vzipmmu.cpp: $(PRPHD)/zipmmu.v
$(VOBJ)/Vzipmmu.cpp: $(PRPHD)/zipmmu.v
        verilator -cc  -y $(PRPHD) $(PRPHD)/zipmmu.v
        $(VERILATE) $(PRPHD)/zipmmu.v
$(VOBJ)/Vzipmmu.h: $(VOBJ)/Vzipmmu.cpp
$(VOBJ)/Vzipmmu.h: $(VOBJ)/Vzipmmu.cpp
 
 
 
$(VOBJ)/Vpfcache.cpp: $(CORED)/pfcache.v
 
        $(VERILATE) $(CORED)/pfcache.v
 
$(VOBJ)/Vpfcache.h: $(VOBJ)/Vpfcache.cpp
 
 
$(VOBJ)/Vzipsystem__ALL.a: $(VOBJ)/Vzipsystem.cpp $(VOBJ)/Vzipsystem.h
$(VOBJ)/Vzipsystem__ALL.a: $(VOBJ)/Vzipsystem.cpp $(VOBJ)/Vzipsystem.h
        cd $(VOBJ); make --no-print-directory -f Vzipsystem.mk
        $(SUBMAKE) Vzipsystem.mk
 
 
$(VOBJ)/Vzipbones__ALL.a: $(VOBJ)/Vzipbones.cpp $(VOBJ)/Vzipbones.h
$(VOBJ)/Vzipbones__ALL.a: $(VOBJ)/Vzipbones.cpp $(VOBJ)/Vzipbones.h
        cd $(VOBJ); make --no-print-directory -f Vzipbones.mk
        $(SUBMAKE) Vzipbones.mk
 
 
$(VOBJ)/Vdiv__ALL.a: $(VOBJ)/Vdiv.cpp $(VOBJ)/Vdiv.h
$(VOBJ)/Vdiv__ALL.a: $(VOBJ)/Vdiv.cpp $(VOBJ)/Vdiv.h
        cd $(VOBJ); make --no-print-directory -f Vdiv.mk
        $(SUBMAKE) Vdiv.mk
 
 
$(VOBJ)/Vcpuops__ALL.a: $(VOBJ)/Vcpuops.cpp $(VOBJ)/Vcpuops.h
$(VOBJ)/Vcpuops__ALL.a: $(VOBJ)/Vcpuops.cpp $(VOBJ)/Vcpuops.h
        cd $(VOBJ); make --no-print-directory -f Vcpuops.mk
        $(SUBMAKE) Vcpuops.mk
 
 
$(VOBJ)/Vzipmmu__ALL.a: $(VOBJ)/Vzipmmu.cpp $(VOBJ)/Vzipmmu.h
$(VOBJ)/Vzipmmu__ALL.a: $(VOBJ)/Vzipmmu.cpp $(VOBJ)/Vzipmmu.h
        cd $(VOBJ); make --no-print-directory -f Vzipmmu.mk
        $(SUBMAKE) Vzipmmu.mk
 
 
 
$(VOBJ)/Vpfcache__ALL.a: $(VOBJ)/Vpfcache.cpp $(VOBJ)/Vpfcache.h
 
        $(SUBMAKE) Vpfcache.mk
 
 
# $(VOBJ)/V%__ALL.a: $(VOBJ)/V%.cpp $(VOBJ)/V%.h
# $(VOBJ)/V%__ALL.a: $(VOBJ)/V%.cpp $(VOBJ)/V%.h
#       cd $(VOBJ); make --no-print-directory -f V%.mk
#       $(SUBMAKE) V%.mk
 
 
cpudefs.h: cpudefs.v
cpudefs.h: cpudefs.v
        @echo "Building cpudefs.h"
        @echo "Building cpudefs.h"
        @echo "// " > $@
        @echo "// " > $@
        @echo "// Do not edit this file, it is automatically generated!" >> $@
        @echo "// Do not edit this file, it is automatically generated!" >> $@
Line 119... Line 129...
cpuops: $(VOBJ)/Vcpuops__ALL.a cpudefs.h
cpuops: $(VOBJ)/Vcpuops__ALL.a cpudefs.h
 
 
.PHONY: zipmmu
.PHONY: zipmmu
zipmmu: $(VOBJ)/Vzipmmu__ALL.a
zipmmu: $(VOBJ)/Vzipmmu__ALL.a
 
 
 
.PHONY: pfcache
 
pfcache: $(VOBJ)/Vpfcache__ALL.a
 
 
.PHONY: clean
.PHONY: clean
clean:
clean:
        rm -rf $(VOBJ) cpudefs.h
        rm -rf $(VOBJ) cpudefs.h

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.