OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [sw/] [zasm/] [asmdata.h] - Diff between revs 97 and 126

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 97 Rev 126
Line 55... Line 55...
//      TST     OPCND
//      TST     OPCND
        // Dual operand instructions that take conditions
        // Dual operand instructions that take conditions
        OP_CMP, OP_TST, OP_MOV, OP_LDIHI, OP_LDILO, OP_MPYU, OP_MPYS, OP_ROL,
        OP_CMP, OP_TST, OP_MOV, OP_LDIHI, OP_LDILO, OP_MPYU, OP_MPYS, OP_ROL,
                OP_SUB, OP_AND, OP_ADD, OP_OR, OP_XOR,
                OP_SUB, OP_AND, OP_ADD, OP_OR, OP_XOR,
                OP_LSL, OP_ASR, OP_LSR,
                OP_LSL, OP_ASR, OP_LSR,
 
        // New multiplies
 
        OP_MPY, OP_MPYSHI, OP_MPYUHI,
        // New bit-wise operations
        // New bit-wise operations
        OP_BREV, OP_POPC,
        OP_BREV, OP_POPC,
        // New divide instruction
        // New divide instruction
        OP_DIVU, OP_DIVS,
        OP_DIVU, OP_DIVS,
        // New floating point instructions
        // New floating point instructions

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.