

instruction				inst read cycle			immediate read cycle			PC update	CCR update	comment
memonic	binary opcode	mode	binary	mem read	reg write	mem write	mem read	reg write	mem write			
BCC		PC+2	0xx000xxddddddd							PC+2	conditional branch, branch not taken	
BCC		PC+d	0xx000xxddddddd							PC+signed delta	conditional branch, branch taken	
<b>Register to register operations</b>											s bits less than 1100	
LDB	000001	RS	00ddd00ssss		0--0&Rs7-0					PC+2	zero extend low byte of Rs	
LDHS	000010	RS	00ddd00ssss		0--0&Rs15-0					PC+2	sign extend low 16 bits of Rs	
LDW	000011	RS	00ddd00ssss		Rs					PC+2	move Rs to Rd	
DADB	000100	RS	00ddd00ssss		bcd(Rs+Rd)					PC+2	all low byte decimal add Rs to Rd	
LDI	000101	RI	00ddd00ssss		neg 8 to +7					PC+2	remapped to load immediate of -8 to 7	
LDI	000110	RI	00ddd00ssss		ssss+8/-16					PC+2	remapped to load immediate of 8-15 or neg 9-16	
LDI	000111	RI	00ddd00ssss		ssss+16/-24					PC+2	remapped to load immediate of 16-23 or neg 17-24	
ORB	001001	RS	01ddd00ssss		0--0&Rs7-0 OR Rd					PC+2	not CV OR low byte of Rs with Rd	
ORH	001010	RS	01ddd00ssss		0--0&Rs15-0 OR Rd					PC+2	not CV OR low half of Rs with Rd	
ORW	001011	RS	01ddd00ssss		Rs OR Rd					PC+2	not CV OR Rs with Rd	
BITB	001100	RS	01ddd00ssss							PC+2	not CV set CCR to AND(Rs, Rd)	
ORI	001101	RI	01ddd00ssss		Rd OR neg 8 to +7					PC+2	not CV remapped to OR of Rd and immediate of -8 to 7	
ORI	001110	RI	01ddd00ssss		Rd OR ssss+8/-16					PC+2	not CV remapped to OR of Rd and immediate of 8-15 or neg 9-16	
ORI	001111	RI	01ddd00ssss		Rd OR ssss+16/-24					PC+2	not CV remapped to OR of Rd and immediate of 16-23 or neg 17-24	
XORB	010001	RS	10ddd00ssss		0--0&Rs7-0 XOR Rd					PC+2	not CV XOR low byte of Rs with Rd	
XORH	010010	RS	10ddd00ssss		0--0&Rs15-0 XOR Rd					PC+2	not CV XOR low half of Rs with Rd	
XORW	010011	RS	10ddd00ssss		Rs XOR Rd					PC+2	not CV XOR Rs with Rd	
BITH	010100	RS	10ddd00ssss							PC+2	not CV set CCR to AND(Rs, Rd)	
XORI	010101	RI	10ddd00ssss		Rd XOR neg 8 to +7					PC+2	not CV remapped to XOR of Rd and immediate of -8 to 7	
XORI	010110	RI	10ddd00ssss		Rd XOR ssss+8/-16					PC+2	not CV remapped to XOR of Rd and immediate of 8-15 or neg 9-16	
XORI	010111	RI	10ddd00ssss		Rd XOR ssss+16/-24					PC+2	not CV remapped to XOR of Rd and immediate of 16-23 or neg 17-24	
ANDB	011001	RS	11ddd00ssss		0--0&Rs7-0 XOR Rd					PC+2	not CV XOR low byte of Rs with Rd	
ANDH	011010	RS	11ddd00ssss		0--0&Rs15-0 XOR Rd					PC+2	not CV XOR low half of Rs with Rd	
ANDW	011011	RS	11ddd00ssss		Rs XOR Rd					PC+2	not CV XOR Rs with Rd	
BITW	011100	RS	11ddd00ssss							PC+2	not CV set CCR to AND(Rs, Rd)	
ANDI	011101	RI	11ddd00ssss		Rd XOR neg 8 to +7					PC+2	not CV remapped to XOR of Rd and immediate of -8 to 7	
ANDI	011110	RI	11ddd00ssss		Rd XOR ssss+8/-16					PC+2	not CV remapped to XOR of Rd and immediate of 8-15 or neg 9-16	
ANDI	011111	RI	11ddd00ssss		Rd XOR ssss+16/-24					PC+2	not CV remapped to XOR of Rd and immediate of 16-23 or neg 17-24	
LDSB	100000	RS	00ddd00ssss									
ADDB	100001	RS	00ddd00ssss		0--0&Rs7-0 + Rd					PC+2	all ADD low byte of Rs with Rd	
ADDSH	100010	RS	00ddd00ssss		signed Rs15-0 + Rd					PC+2	all ADD low half of Rs with Rd	
ADDW	100011	RS	00ddd00ssss		Rs + Rd					PC+2	all ADD Rs with Rd	
ANDCW	100100	RS	00ddd00ssss		NOT Rs AND Rd					PC+2	not CV AND NOT Rs with Rd	
ADDI	100101	RI	00ddd00ssss		Rd + neg 8 to +7					PC+2	all remapped to ADD of Rd and immediate of -8 to 7	
ADDI	100110	RI	00ddd00ssss		Rd + ssss+8/-16					PC+2	all remapped to ADD of Rd and immediate of 8-15 or neg 9-16	
ADDI	100111	RI	00ddd00ssss		Rd + ssss+16/-24					PC+2	all remapped to ADD of Rd and immediate of 16-23 or neg 17-24	
LDH	101000	RS	01ddd00ssss									
ADCB	101001	RS	01ddd00ssss		0--0&Rs7-0 + Rd					PC+2	all ADD with carry low byte of Rs with Rd	
ADCSH	101010	RS	01ddd00ssss		signed Rs15-0 + Rd					PC+2	all ADD with carry low half of Rs with Rd	
ADCW	101011	RS	01ddd00ssss		Rs + Rd					PC+2	all ADD with carry Rs with Rd	
CMPB	101100	RS	01ddd00ssss							PC+2	not V set CCR to Rd - Rs	
ADCI	101101	RI	01ddd00ssss		Rd + neg 8 to +7					PC+2	all remapped to ADC of Rd and immediate of -8 to 7	
ADCI	101110	RI	01ddd00ssss		Rd + ssss+8/-16					PC+2	all remapped to ADC of Rd and immediate of 8-15 or neg 9-16	
ADCI	101111	RI	01ddd00ssss		Rd + ssss+16/-24					PC+2	all remapped to ADC of Rd and immediate of 16-23 or neg 17-24	
1-OP	110000	RS	10ddd00ssss								Rd used as op-code	
SUBB	110001	RS	10ddd00ssss		0--0&Rs7-0 - Rd					PC+2	all ADD low byte of Rs with Rd	
SUBSH	110010	RS	10ddd00ssss		signed Rs15-0 - Rd					PC+2	all ADD low half of Rs with Rd	
SUBW	110011	RS	10ddd00ssss		Rs - Rd					PC+2	all ADD Rs with Rd	
CMPH	110100	RS	10ddd00ssss							PC+2	not V set CCR to Rd - Rs	
ROTI	110101	RI	10ddd00ssss		Rd << neg 8 to +7					PC+2	not V remapped to rotate of Rd by immediate of -8 to 7	
ROTI	110110	RI	10ddd00ssss		Rd << ssss+8/-16					PC+2	not V remapped to rotate of Rd by immediate of 8-15 or neg 9-16	
ROTI	110111	RI	10ddd00ssss		Rd << ssss+16/-24					PC+2	not V remapped to rotate of Rd by immediate of 16-23 or neg 17-24	
PFX	111000	RS	11ddd00ssss								remainder of instruction used with next instruction for expanded instru	
SBCB	111001	RS	11ddd00ssss		0--0&Rs7-0 - Rd					PC+2	all ADD with carry low byte of Rs with Rd	
SBCSH	111010	RS	11ddd00ssss		signed Rs15-0 - Rd					PC+2	all ADD with carry low half of Rs with Rd	
SBCW	111011	RS	11ddd00ssss		Rs - Rd					PC+2	all ADD with carry Rs with Rd	
CMPW	111100	RS	11ddd00ssss							PC+2	not V set CCR to Rd - Rs	
ASLI	111101	RI	11ddd00ssss		Rd << neg 8 to +7					PC+2	not V remapped to arithmetic shift of Rd by immediate of -8 to 7	
ASLI	111110	RI	11ddd00ssss		Rd << ssss+8/-16					PC+2	not V remapped to arithmetic shift of Rd by immediate of 8-15 or neg 9-16	
ASLI	111111	RI	11ddd00ssss		Rd << ssss+16/-24					PC+2	not V remapped to arithmetic shift of Rd by immediate of 16-23 or neg 17-24	
<b>Register indirect operations</b>											s bits less than 1100	
LDB	000001	R(S)	00ddd01ssss		unsigned (Rs)7-0					PC+2	zero extend low byte of Rs	
LDHS	000010	R(S)	00ddd01ssss		signed (Rs)15-0					PC+2	sign extend low 16 bits of Rs	
LDW	000011	R(S)	00ddd01ssss		(Rs)					PC+2	move Rs to Rd	

DADB	000100	R(S)	0000000000000000	bcd((Rs)+Rd)	PC+2	all	low byte decimal add (Rs) to Rd
STB	000101	R(S)	0000000000000000	(Rs)	PC+2		store low byte of Rd at (Rs)
STH	000110	R(S)	0000000000000000	(Rs)	PC+2		store Rd15-0 at (Rs)
STW	000111	R(S)	0000000000000000	(Rs)	PC+2		store Rd at (Rd)
ORB	001001	R(S)	0100000000000000	Rd OR unsigned (Rs)7-0	PC+2	not CV	OR low byte of Rs with Rd
ORH	001010	R(S)	0100000000000000	Rd OR signed (Rs)15-0	PC+2	not CV	OR low half of Rs with Rd
ORW	001011	R(S)	0100000000000000	Rd OR (Rs)	PC+2	not CV	OR Rs with Rd
BITB	001100	R(S)	0100000000000000		PC+2	not CV	set CCR to AND of (Rs) and Rd
RORB	001101	R(S)	0100000000000000		PC+2	not CV	store Rd OR (Rs) at (Rs)
RORH	001110	R(S)	0100000000000000		PC+2	not CV	store Rd OR (Rs) at (Rs)
RORW	001111	R(S)	0100000000000000		PC+2	not CV	store Rd OR (Rs) at (Rs)
XORB	010001	R(S)	1000000000000000	Rd XOR unsigned (Rs)7-0	PC+2	not CV	XOR low byte of (Rs) with Rd
XORH	010010	R(S)	1000000000000000	Rd XOR signed (Rs)15-0	PC+2	not CV	XOR low half of (Rs) with Rd
XORW	010011	R(S)	1000000000000000	Rd XOR (Rs)	PC+2	not CV	XOR (Rs) with Rd
BITH	010100	R(S)	1000000000000000		PC+2	not CV	set CCR to AND of (Rs) and Rd
RXORB	010101	R(S)	1000000000000000		PC+2	not CV	store Rd XOR (Rs) at (Rs)
RXORH	010110	R(S)	1000000000000000		PC+2	not CV	store Rd XOR (Rs) at (Rs)
RXORW	010111	R(S)	1000000000000000		PC+2	not CV	store Rd XOR (Rs) at (Rs)
ANDB	011001	R(S)	1100000000000000	Rd AND unsigned (Rs)7-0	PC+2	not CV	XOR low byte of Rs with Rd
ANDH	011010	R(S)	1100000000000000	Rd AND signed (Rs)15-0	PC+2	not CV	XOR low half of Rs with Rd
ANDW	011011	R(S)	1100000000000000	Rd AND (Rs)	PC+2	not CV	XOR Rs with Rd
BITW	011100	R(S)	1100000000000000		PC+2	not CV	set CCR to AND(Rs, Rd)
RANDB	011101	R(S)	1100000000000000	Rd XOR unsigned (Rs)7-0	PC+2	not CV	store Rd AND (Rs) at (Rs)
RANDH	011110	R(S)	1100000000000000	Rd XOR signed (Rs)15-0	PC+2	not CV	store Rd AND (Rs) at (Rs)
RANDW	011111	R(S)	1100000000000000	Rd XOR(Rs)	PC+2	not CV	store Rd AND (Rs) at (Rs)
LDSB	100000	R(S)	0000000000000000				
ADDB	100001	R(S)	0000000000000000	0--0&Rs7-0 + Rd	PC+2	all	ADD low byte of Rs with Rd
ADDSH	100010	R(S)	0000000000000000	signed Rs15-0 + Rd	PC+2	all	ADD low half of Rs with Rd
ADDW	100011	R(S)	0000000000000000	Rs + Rd	PC+2	all	ADD Rs with Rd
ANDCW	100100	R(S)	0000000000000000		PC+2	not CV	AND NOT Rs with Rd
RADDB	100101	R(S)	0000000000000000	Rd + neg 8 to +7	PC+2	all	store Rd + (Rs) at (Rs)
RADDH	100110	R(S)	0000000000000000	Rd + ssss+8/-16	PC+2	all	store Rd + (Rs) at (Rs)
RADDW	100111	R(S)	0000000000000000	Rd + ssss+16/-24	PC+2	all	store Rd + (Rs) at (Rs)
LDH	101000	R(S)	0100000000000000				
ADCB	101001	R(S)	0100000000000000	0--0&Rs7-0 + Rd	PC+2	all	ADD with carry low byte of (Rs) to Rd
ADCSH	101010	R(S)	0100000000000000	signed Rs15-0 + Rd	PC+2	all	ADD with carry low half of (Rs) to Rd
ADCW	101011	R(S)	0100000000000000	Rs + Rd	PC+2	all	ADD with carry (Rs) to Rd
CMPB	101100	R(S)	0100000000000000		PC+2	not V	set CCR to Rd - (Rs)
RADCB	101101	R(S)	0100000000000000	Rd + neg 8 to +7	PC+2	all	store ADC of Rd and (Rs) at (Rs)
RADCH	101110	R(S)	0100000000000000	Rd + ssss+8/-16	PC+2	all	store ADC of Rd and (Rs) at (Rs)
RADCW	101111	R(S)	0100000000000000	Rd + ssss+16/-24	PC+2	all	store ADC of Rd and (Rs) at (Rs)
1-OP	110000	R(S)	1000000000000000				Rs used as op-code for single operand instructions
SUBB	110001	R(S)	1000000000000000	0--0&Rs7-0 - Rd	PC+2	all	SUB low byte of (Rs) from Rd
SUBSH	110010	R(S)	1000000000000000	signed Rs15-0 - Rd	PC+2	all	SUB low half of (Rs) from Rd
SUBW	110011	R(S)	1000000000000000	Rs - Rd	PC+2	all	SUB (Rs) from Rd
CMPB	110100	R(S)	1000000000000000		PC+2	not V	set CCR to Rd - (Rs)
RSUBB	110101	R(S)	1000000000000000	Rd << neg 8 to +7	PC+2	all	subtract Rd from (Rs) and store at (Rs)
RSUBH	110110	R(S)	1000000000000000	Rd << ssss+8/-16	PC+2	all	subtract Rd from (Rs) and store at (Rs)
RSUBW	110111	R(S)	1000000000000000	Rd << ssss+16/-24	PC+2	all	subtract Rd from (Rs) and store at (Rs)
PFX	111000	R(S)	1100000000000000				remainder of instruction used with next instruction for expanded instr
SBCB	111001	R(S)	1100000000000000	0--0&Rs7-0 - Rd	PC+2	all	SBC low byte of (Rs) from Rd
SBCSH	111010	R(S)	1100000000000000	signed Rs15-0 - Rd	PC+2	all	SBC low half of (Rs) from Rd
SBCW	111011	R(S)	1100000000000000	Rs - Rd	PC+2	all	SBC (Rs) from Rd
CMPW	111100	R(S)	1100000000000000		PC+2	not V	set CCR to Rd - (Rs)
RSBCB	111101	R(S)	1100000000000000	Rd << neg 8 to +7	PC+2	all	subtract with carry Rd from (Rs) and store at (Rs)
RSBCH	111110	R(S)	1100000000000000	Rd << ssss+8/-16	PC+2	all	subtract with carry Rd from (Rs) and store at (Rs)
RSBCW	111111	R(S)	1100000000000000	Rd << ssss+16/-24	PC+2	all	subtract with carry Rd from (Rs) and store at (Rs)

#### Register indirect auto increment operations

LDB	0010000000000000	0--0&Rs7-0	PC+2		s bits less than 1100
LDHS	0100000000000000	0--0&Rs15-0	PC+2		zero extend low byte of Rs
LDW	0110000000000000	Rs	PC+2		sign extend low 16 bits of Rs
DADB	1000000000000000	bcd(Rs+Rd)	PC+2	all	move Rs to Rd
STB	1010000000000000	neg 8 to +7	PC+2		low byte decimal add Rs to Rd
STH	1100000000000000	sss+8/-16	PC+2		store low byte of Rs at (Rd)
STW	1110000000000000	sss+16/-24	PC+2		store Rs15-0 at (Rd)
ORB	0010010000000000		PC+2	not CV	store Rs at (Rd)
ORH	0100010000000000		PC+2	not CV	OR low byte of Rs with Rd
ORW	0110010000000000		PC+2	not CV	OR low half of Rs with Rd
BITB	1000010000000000		PC+2	not CV	OR Rs with Rd
RORB	1010010000000000		PC+2	not CV	set CCR to AND(Rs, Rd)
RORH	1100010000000000		PC+2	not CV	remapped to OR of Rd and immediate of -8 to 7
RORW	1110010000000000		PC+2	not CV	remapped to OR of Rd and immediate of 8-15 or neg 9-16
			PC+2	not CV	remapped to OR of Rd and immediate of 16-23 or neg 17-24

**Register indirect auto decrement operations**

LDB	001000dddd11ssss	0--0&Rs7-0	PC+2	s bits less than 1100
LDHS	010000dddd11ssss	0--0&Rs15-0	PC+2	zero extend low byte of Rs
LDW	011000dddd11ssss	Rs	PC+2	sign extend low 16 bits of Rs
DADB	100000dddd11ssss	bcd(Rs+Rd)	PC+2	move Rs to Rd
STB	101000dddd11ssss	neg 8 to +7	PC+2	all low byte decimal add Rs to Rd
STH	110000dddd11ssss	ssss+8/-16	PC+2	store low byte of Rs at (Rd)
STW	111000dddd11ssss	ssss+16/-24	PC+2	store Rs15-0 at (Rd)
ORB	001001dddd11ssss		PC+2	store Rs at (Rd)
ORH	010001dddd11ssss		PC+2	not CV OR low byte of Rs with Rd
ORW	011001dddd11ssss		PC+2	not CV OR low half of Rs with Rd
BITB	100001dddd11ssss		PC+2	not CV OR Rs with Rd
RORB	101001dddd11ssss		PC+2	not CV set CCR to AND(Rs, Rd)
RORH	110001dddd11ssss		PC+2	not CV remapped to OR of Rd and immediate of -8 to 7
RORW	111001dddd11ssss		PC+2	not CV remapped to OR of Rd and immediate of 8-15 or neg 9-16

**1-OP instructions**

CALL	110000	S	00000000ssss	Rs	
CALL	110000	(S)	00000001ssss	Rs	Indirect call
CALL	110000	(S++)	00000010ssss	(Rs)	DTC call
CALL	110000	(--S)	00000011ssss	(Rs)	DTC call?
CALL	110000	(S+d)	000000ss11ss	(--Rs)	Dispatch call
CALL	110000	d	000000111100	d	Absolute call
CALL	110000	(d)	000000111101	(d)	Absolute indirect call
CALL	110000	(SP)	000000111110	(SP)	Swap PC with (SP)
CALL	110000	PC+d	000000111111	(PC+2)	Relative call
CALLR	111000		11100010ddddddd	mm(Rs)	nearby relative call

**Branches**

	x=1	x=0	Addressing modes
000x	BRA	NOP	RS 00ssss ssss<12
001x	BCS, BHS	BCC, BLO	RI 00ssss short signed immediate
010x	BZ, BEQ	BNZ, BNE	R(S) 01ssss ssss<12
011x	BMI, BLT	BPL, BGE	R(S++) 10ssss ssss<12
100x	BHI	BLS	BHI: C & ~Z BOI R(--S) 11ssss ssss<12
101x	BGT	BLE	R(S+d) ss11ss ssss<12
110x	BLT	BGE	BLT: N ^ V == 1 RI 111100
111x	BVS	BVC	R(I) 111101
			R(SP) 111110
			R(PC+d) 111111