RS232 Project Status | |||
Project File: | rs232.ise | Current State: | Programming File Generated |
Module Name: | mysio |
|
No Errors |
Target Device: | xc3s500e-4fg320 |
|
70 Warnings |
Product Version: | ISE 9.2i |
|
Tue Jan 29 14:09:46 2008 |
RS232 Partition Summary | |||
No partition information was found. |
Device Utilization Summary | ||||
Logic Utilization | Used | Available | Utilization | Note(s) |
Total Number Slice Registers | 413 | 9,312 | 4% | |
Number used as Flip Flops | 397 | |||
Number used as Latches | 16 | |||
Number of 4 input LUTs | 1,263 | 9,312 | 13% | |
Logic Distribution | ||||
Number of occupied Slices | 784 | 4,656 | 16% | |
Number of Slices containing only related logic | 784 | 784 | 100% | |
Number of Slices containing unrelated logic | 0 | 784 | 0% | |
Total Number of 4 input LUTs | 1,449 | 9,312 | 15% | |
Number used as logic | 1,263 | |||
Number used as a route-thru | 57 | |||
Number used for Dual Port RAMs | 128 | |||
Number used as Shift registers | 1 | |||
Number of bonded IOBs | 35 | 232 | 15% | |
IOB Flip Flops | 21 | |||
Number of Block RAMs | 7 | 20 | 35% | |
Number of GCLKs | 1 | 24 | 4% | |
Total equivalent gate count for design | 479,243 | |||
Additional JTAG gate count for IOBs | 1,680 |
Performance Summary | |||
Final Timing Score: | 0 | Pinout Data: | Pinout Report |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report |
Timing Constraints: | All Constraints Met |
Detailed Reports | |||||
Report Name | Status | Generated | Errors | Warnings | Infos |
Synthesis Report | Current | Mon Jan 28 21:05:02 2008 | 0 | 63 Warnings | 25 Infos |
Translation Report | Current | Mon Jan 28 21:05:10 2008 | 0 | 0 | 0 |
Map Report | Current | Mon Jan 28 21:05:22 2008 | 0 | 4 Warnings | 3 Infos |
Place and Route Report | Current | Mon Jan 28 21:06:10 2008 | 0 | 1 Warning | 0 |
Static Timing Report | Current | Mon Jan 28 21:06:16 2008 | 0 | 0 | 2 Infos |
Bitgen Report | Current | Mon Jan 28 21:06:28 2008 | 0 | 2 Warnings | 0 |