marca - McAdam's RISC Computer Architecture Implementation Details

Wolfgang Puffitsch

February 2, 2007

1 General

- 16 16-bit registers
- 16KB instruction ROM (8192 instructions)
- 8KB data RAM
- 256 byte data ROM
- 75 instructions
- 16 interrupt vectors

2 Internals

The processor features a 4-stage pipeline:

- instruction fetch
- instruction decode
- execution/memory access
- write back

This scheme is similar to the one used in the MIPS architecture, only execution and write back stage are drawn together. For our architecture does not support indexed addressing, it does not need the ALU's result and can work in parallel, having the advantage of reducing the possible hazards.

Figure 1 shows a rough scheme of the internals of the processor.

2.1 Branches

Branches are not predicted and if executed they stall the the pipeline, leading to a total execution time of 4 cycles. The fetch stage is not stalled, the decode stage however is stalled for two cycles to compensate that.




Figure 1: Internal scheme

2.2 Instruction fetch

This stage is not spectacular: it simply reads an instruction from the instruction ROM, and extracts the bits for the source and destination registers.

2.3 Instruction decode

This stage translates the bit-patterns of the opcodes to the signals used internally for the operations. It also holds the register file and handles access to it. Immediate values are also constructed here.

2.4 Execution / Memory access

The execution stage is the heart and soul of the processor: it holds the ALU, the memory/IO unit and a unit for interrupt handling.

2.4.1 ALU

The ALU does all arithmetic and logic computations as well as taking care of the processors flags (which are organized as seen in table 1).



Table 1: The flag register

Operations which need more than one cycle to execute (multiplication, division and modulo) block the rest of the processor until they are finished.

2.4.2 Memory/IO unit

The memory/IO unit takes care of the ordinary data memory, the data ROM (which is mapped to the addresses right above the RAM) and the communication

to peripheral modules. Peripheral modules are located within the memory/IO unit and mapped to the highest addresses.

The memories (the instruction ROM too) are Altera specific; we decided not to use generic memories, because *Quartus* can update the contents of its proprietary ROMs without synthesizing the whole design. Because all memories are single-ported (and thus fairly simple) it should be easy to replace them with memories specific to other vendors.

We also decided against the use of external memories; larger FPGAs can accommodate all addressable memory on-chip, so the implementation overhead would not have paid off.

Accesses which take more than one cycle (stores to peripheral modules and all load operations) block the rest of the processor until they are finished.

Peripheral modules The peripheral modules use a slightly modified version of the SimpCon interface. The SimpCon specific signals are pulled together to records, and the words which can be read/written are limited to 16 bits. For accessing such a module, one may only use load and store instructions which point to aligned addresses.

UART The built-in UART is derived from the sc_uart from Martin Schöberl. Apart from adapting the SimpCon interface, an interrupt line and two bits for enabling/masking receive (bit 3 in the status register) and transmit (bit 2) interrupts. In the current version address 0xFFF8 (-8) correspond to the UART's status register and address 0xFFFA (-6) to the wr_data/rd_data register.

2.4.3 Interrupt unit

The interrupt unit takes care of the interrupt vectors and, of course, the triggering of interrupts. Interrupts are executed only if the global interrupt flag is set, none of the other units is busy and the instruction in the execution stage is valid (it takes 3 cycles after jumps, branches etc. until a new valid instruction is in that stage).

Instructions which cannot be decoded as well as the "error" instruction trigger interrupt 0; the ALU can trigger interrupt 1 (division by zero), the memory unit can trigger interrupt 2 (invalid memory access). In contrast to all other interrupts, these three interrupts do not repeat the instruction which is executed when they occur.

2.5 Write back

The write back stage passes on the result of the execution stage to all other stages.

3 Assembler

The assembler spar (SPear Assembler Recycled) uses a syntax quite like usual Unix-style assemblers. It accepts the pseudo-ops .file, .text, .data, .bss, .align, .comm, .lcomm, .org and .skip with the usual meanings. The mnemonic data initializes a byte to some constant value. In difference to the instruction

set architecture specification, mod and umod accept three operands (if a move is needed, it is silently inserted).

The assembler produces three files: one file for the instruction ROM, one file for the even bytes of the data ROM and one file for the odd bytes of the instruction ROM. The splitting of the data is necessary, because the data memories internally are split into two 8-bit memories in order to support unaligned memory accesses without delays.

Three output formats are supported: .mif (Memory Initialization Format), .hex (Intel Hex Format) and a binary format designed for download via UART.

4 Resource usage and speed

The processor was synthesized with Quartus II for the Cyclone EP1C12Q240C8 FPGA with 12060 logic cells and 29952 bytes of on-chip memory available.

The processor needs ${\sim}3550$ logic cells or 29% when being compiled for maximum clock frequency, which is ${\sim}60$ MHz. When optimizing for area, it needs ${\sim}2600$ logic cells or 22% at ${\sim}25$ MHz.

The processor uses 24832 bytes or 83% of on-chip memory.

5 Example

5.1 Reversing a line

In listing 1 one can see how to interface the uart via interrupts. The program reads in a line from the UART and the writes it back reversed. The lines 1 to 4 show how to instantiate memory (the two bytes defined form the DOS-style end-of-line). The lines 7 to 25 initialize the registers and register the interrupt vectors, line 28 builds a barrier against the rest of the code.

The lines 32 to 76 form the interrupt service routine. It first checks if it is operating in read or in write mode. When reading, it reads from the UART and stores the result. A mode switch occurs when a newline character is encountered. In write mode the contents of the buffer is written to the UART and switching back to read mode is done when finished.

In figure 2 the results of the simulation are presented.

Listing 1: Example for the UART and interrupts

```
. data
             data 0x0A
2
             data 0x0D
   buffer:
6
    .text
    ;;; initialization
7
            ldib
                     r0, -8
                                        ; config/status
             ldib
                     r1, -6
                                          data
9
10
             ldil
                      r2,
                           lo(buffer); buffer address
11
12
             ldih
                     r2,
                           hi(buffer); buffer address
13
             ldib
                      r3.
                           0x0A
                                        ; newline character
14
             ldib
                           0x0D
                      r4.
                                        ; carriage return
15
16
```

```
ldib
                          r5, 0
17
                                               ; mode
18
                          \begin{array}{ccc} \mathbf{r7} \; , & \mathbf{i}\,\mathbf{s}\,\mathbf{r} \\ \mathbf{r7} \; , & 3 \end{array}
                                               ; register isr
               ldib
19
20
               {\tt stvec}
21
               ldib
                          r7, (1 << 3)
                                                ; enable receive interrupts
22
23
               {\tt store}
                          r7, r0
24
               sei
                                                ; enable interrupts
25
     ;;; loop forever
27
              br loop
28
    loop:
29
30
31
    ;;; ISR
    isr:
32
                          r5, 0
                                                ; check mode
               cmpi
33
34
               brnz
                          write\_mode
35
    ;;; reading
36
    read_mode:
37
                          r7, r1
               load
                                                ; read data
38
39
                          r7, r3
                                                ; change mode upon newline
               cmp
40
                          read_CR
               brnz
41
42
                          r7, (1 << 2)
               ldib
                                               ; do the change
43
                          r7, r0
r5, 1
44
               store
45
               ldib\\
               reti
46
47
    read_CR:
48
                          r7, r4
                                                ; ignore carriage return
               cmp
49
50
               brnz
                          \verb|read_cont|
               reti
51
52
53
    read_cont:
                          \begin{array}{ccc} \mathtt{r7} \;, & \mathtt{r2} \\ \mathtt{r2} \;, & 1 \end{array}
               storel
                                                ; store date
54
55
               addi
               reti
56
57
58
    ;;; writing
    write_mode:
59
               addi
                          r2\ ,\ -1
60
61
                          r2, -1
                                               ; change mode if there is no more data
               cmpi
62
63
               brnz
                          write\_cont
64
               ldil
                          r2, lo(buffer); correct pointer to buffer
65
                          r2, hi(buffer)
               ldih
67
               ldib
                          r7, (1 << 3)
                                               ; do the change
68
                          r7, r0
r5, 0
               store
69
               ldib
70
71
               reti
72
    write_cont:
73
                          r7\;,\;\; r2
                                                ; write data
74
               loadl
               store
                          r7\;,\;\;r1
75
76
               reti
```




Figure 2: Simulation results

5.2 Computing factorials

The example in 2 computes the factorials of 1...9 and writes the results to the PC via UART. Note that the last result transmitted will be wrong, because it is truncated to 16 bits.

Listing 2: Computing factorials

```
;;; factorial
2
  ;;; compute factorials of 1 to 9 and write results to
  ;;; the PC via UART
5
6
  ;;; the numbers to be written are placed here
10
  iobuf:
12
         data 0x0A
        data 0x0D
13
        data 0
        data 0
15
        data 0
16
        data 0
17
        data 0
18
19
        data 0
20
  ;;; stack for recursive calls of factorial()
21
22
  stack:
23
24
  .text
25
  ;;; main()
26
27
  \begin{array}{ccc} r15 \; , & 1 \\ r5 \; , & 10 \end{array}
        ldib
                           ; number to start
28
        ldib
                           ; number to stop
29
30
         ldil
               r1, lo(stack)
                           ; setup for factorial()
31
        ldih
               r1, hi(stack)
32
         ldil
               r2, lo(factorial)
        ldih
              r2, hi(factorial)
34
35
         ldib
               r6, 0x30
                           ; setup for convert()
36
        ldib
               r7, 10
37
```

```
ldil
                    r8, lo(iobuf)
38
           ldih
                    r8\;,\;\; hi\,(\,iob\,u\,f\,)
39
                   r9, lo(convert)
r9, hi(convert)
            ldil
40
           ldih
41
42
           ldib
                   \begin{array}{lll} r12\;, & -8 \\ r11\;, & (1\;<<\;2) \end{array}
                                    ; enable write interrupts
43
44
           ldib
                    r11, r12
           store
45
46
47
            ldil
                    r12, lo(isr)
                                    ; register isr() to be called upon
                    r12, hi(isr)
           ldih
                                    ; interrupt #3
48
                    r12, 3
49
           stvec
50
                                    ; address where to write data
           ldib
                    r12, -6
51
52
                                    ; to the UART
53
   loop:
54
           mov
                    r0\ ,\ r15
                                    ; r0 is the argument
55
                   r2, r3
r9, r3
                                    ; call factorial()
            call
56
                                    ; call convert()
57
            call
58
            getfl
   wait:
                    r13
59
                                    ; interrupts still enabled?
60
            btest
                    r13, 4
           brnz
                    wait
61
62
63
            addi
                    r15, 1
                                    ; loop
                    r15, r5
           cmp
64
65
           brnz
                    loop
66
   exit:
           br
                    exit
                                    ; stop here after all
67
   69
70
71
   convert:
72
           addi
                    r8, 2
73
74
   convert_loop:
                    r4\ , \quad r7\ , \quad r10
                                   ; the conversion
75
           umod
                    r10\;,\;\;r6\;,\;\;r10
76
           add
                   r10, r8
r8, 1
           storel
77
           addi
78
79
           udiv
                    r4, r7, r4
                                   ; next digit
80
81
82
           _{
m cmpi}
                    r4, 0
                    convert_loop
           brnz
83
84
           sei
                                   ; trigger write
85
                    r3
           imp
86
87
   88
89
90
   isr:
91
92
           cmpi
                   r8, iobuf
                                    ; reached end?
                    written
           brz
93
94
                    r8, -1
95
            addi
                                    ; write data to UART
           loadb
                    r10, r8
96
97
            store
                    r10\ , \quad r12
98
            reti
99
```

```
100
    written:
101
            getshfl r10
102
                                     ; clear interrupt flag
103
            bclr r10, 4
            setshfl r10
104
            reti
105
106
    107
108
109
    ;;; argument:
                            r0
    ;;; return value: r4
110
111
     112
    factorial:\\
                    r0, 1
                                    ; reached end?
            _{
m cmpi}
113
                    fact_leaf
            brule
115
                    r0, r1
                                     ; push argument and return
            store
116
            addi
                    r1\ , \quad \  2
                                     ; address onto stack
117
            store
                    r3, r1
118
119
            addi
                    r1, 2
120
                                     ; call factorial (r0-1)
            addi
                    r0\ ,\ -1
121
                    r2 , r3
122
            call
123
                    \begin{array}{ccc} r1 \;, & -2 \\ r3 \;, & r1 \end{array}
                                     ; pop argument and return
            addi
124
125
            load
                                     ; address from stack
                    r1, -2
            addi
126
127
            load
                    r0 , r1
128
                                     ; return r0*factorial(r0-1)
            mul
                    r0, r4, r4
129
            _{
m jmp}
                    r3
131
                                     ; factorial(1) = 1
    fact_leaf:
132
133
            ldib
                    r4, 1
            jmp
                    r3
134
```

6 Versions Of This Document

2006-12-14: Draft version **0.1** 2006-12-29: Draft version **0.2**

• A few refinements.

2007-01-22: Draft version **0.3**

• Added another example.

2007-02-02: Draft version **0.4**

• Updated resource usage and speed section.