PID controller IP Core user manual

Author: Zhu Xu

Email: m99a1@yahoo.cn

Introduction

The PID controller IP core performs digital proportional–integral–derivative controller (PID controller) algorithm. The algorithm first calculates the error between a measured value (PV) and its ideal value (SP), then use the error as an argument to calculate the manipulate value(MV). The MV will adjust the process to minimize the error. It can be used to calculate duty cycle for PWM (Pulse Width Modulation).

Features

• 16-bit signed coefficient and data input: Kp, Ki, Kd, SP and PV.

• 32-bit signed u(n) output.

• Containing one high speed 32-bit prefix-2 Han-Carlson adder and one high speed pipelined 16x16-bit multiplier.

• Latency from input of PV to finished calculation and update of u(n) is 17 clock cycles.

• Ki, Kp, Kd, SP, PV can be updated anytime after reset.

• After every update of Kp or Kd, register Kpd which stores Kp+Kd will be calculated and updated.

• After every update of PV, calculation and update of e(n), e(n-1), sigma and u(n) will be triggered in sequence.

• Overflow register records overflow signals when calculating Kpd, e(n), e(n-1), u(n) and sigma.

• Using 2278 of 4608 (49%) Core Cells in Actel A2F200M3F FPGA and running at 100MHz clock frequency.

• Wishbone B4 compliant interface. Support 16-bit, 32-bit and 64-bit bus width.

PID controller description

Below describe the algorithm of PID controller.

Analog

A PID is made of three basic blocks whose outputs are:
- Proportional to the input
- The integral of the input
- The derivative of the input

Figure 1 shows the block diagram of a generic system controlled by PID controller. The goal of the PID block is to generate an output u(t) that drives the system at hand (the "PLANT") so that its output [y(t) or PV, Process Value] matches a reference signal [x(t) or SP, Set Point]. The input to the PID is the error between the reference signal (ideal or desired behavior of the PLANT) and the real output behavior. Obviously, the target is to get the error as close to zero as possible.


Figure 1: a generic system controlled by PID

The equation that describes the PID controller behavior in continuous time domain is shown in equation 1.

$$u(t) = \text{MV}(t) = K_p e(t) + K_i \int_0^t e(\tau)\,d\tau + K_d \frac{d}{dt} e(t)$$

Equation 1

Digital

Transform equation 1 into discrete time domain we get equation 2.

$$u(n) = (K_p + K_d)e(n) + K_i \sum_{j=1}^{n} e(j) - K_d e(n-1)$$

Equation 2

From equation 2 we can construct the algorithm's block diagram shown in figure 2.

Figure 2: digital PID controller algorithm

Architecture

Figure 3. Block diagram of the core's architecture. The blue blocks are combinational logic, the orange blocks are sequential logic, the yellow blocks are registers and the purple ones are interfaces.

Operation

Coefficients and Data Update

Coefficients (Kp, Ki, Kd, SP) and measured process value (PV), which are all 16-bit signed number in two's compliment, are stored in different registers that be read and written any time after reset by a host through Wishbone slave interface. Normally, Kp, Ki, Kd, SP are updated right after reset before continuously update of PV. You also can update coefficients randomly for dynamic tuning. Writing action to specific registers mentioned above won't be responded until finished calculation of the last u(n).

Calculation of u(n)

The final result u(n) is a 32-bit signed number in two's compliment. Calculation of u(n) will be triggered every time PV is updated. The calculation procedure is demonstrated in figure 4.


							md=err(0), mr=Ki	md=err(0), mr=Kpd	md=err(1), mr=Kd
Multiplication	1st Stage					md=err(0), mr=Ki	md=err(0), mr=Kpd	md=err(1), mr=Kd
	2nd Stage						md=err(0), mr=Ki	md=err(0), mr=Kpd
	3rd Stage							product=err(0)*Ki
Addition	1st Stage	A=~err(0), B=1, Carry=0	A=SP, B=~PV, Carry=1					
	2nd Stage		Sum=(~err(0))+1 +0	Sum=SP+(~PV)+ 1				
	3rd Stage			err(1)=Sum	err(0)=Sum			

Clock Cycles 1-7

Multiplication	1st Stage						
	2nd Stage	md=err(1), mr=Kd					
	3rd Stage	Product=err(0)* Kpd	Product=err(1)* Kd				
Addition	1st Stage	A=sigma, B=product	B=product	A=product		A=Sum,B=Sigma	
	2nd Stage		Sum=sigma+ product		Sum=err(0)*Kpd+ err(1)*Kd		Sum=Sum+sigma
	3rd Stage			Sigma=Sum			U(n)=Sum

Clock Cycles 8-14

Figure 4: calculation procedure of u(n)

Update of overflow register

Overflow register records any overflow signal in previous calculations of Kpd, e(n), e(n-1), u(n) and sigma. It will be updated after every addition operation. If any of the 5 overflow register bits is set, then the final u(n) is incorrect.

Registers

Initial values of all registers are zeros after reset. When in 16-bit bus width mode, the data read from a 32-bit register is the lower 16 bits. When in 32-bit bus width mode, the data read from a 16-bit register is formed by register's data in the lower 16 bits and replications of sign bit in the upper 16 bits. When in 64-bit bus width mode, all upper bits of read data are stuffed with sign bit except from register OF.

Name	Address for 16-bit/32-bit/64-bit bus width	Width	Access	Description
Kp	Base+0x0/0x0/0x0	16	R/W	Stores coefficient Kp
Ki	Base+0x2/0x4/0x8	16	R/W	Stores coefficient Ki
Kd	Base+0x4/0x8/0x10	16	R/W	Stores coefficient Kd
SP	Base+0x6/0xC/0x18	16	R/W	Stores reference SP
PV	Base+0x8/0x10/0x20	16	R/W	Stores PV
Kpd	Base+0xA/0x14/0x28	16	R	Stores coefficient Kp+Kd
err[0]	Base+0xC/0x18/0x30	16	R	Stores e(n)
err[1]	Base+0xE/0x1C/0x38	16	R	Stores e(n-1)
un	Base+0x10/0x20/0x40	32	R	Stores u(n)
sigma	Base+0x12/0x24/0x48	32	R	Stores $K_i \sum\limits_{j=1}^{n} e(j)$
OF	Base+0x14/0x28/0x50	5	R	OF[0]==1 if Kpd overflows, OF[1]==1 if err[0] overflows, OF[2]==1 if err[1] overflows, OF[3]==1 if un overflows, OF[4]==1 if sigma overflows

I/O ports

The IP core has a Wishbone Slave Interface and another interface for direct 32-bit u(n) output.

Wishbone Slave Interface

It's Wishbone B4 compliant.

Name	Name in Wishbone B4	Size	Direction	Description
i_clk	CLK_I	1	input	Clock input
i_rst	RST_I	1	input	Reset input
i_wb_cyc	CYC_I	1	input	Indicates valid bus cycle (core select)
i_wb_stb	STB_I	1	input	Indicates valid data transfer cycle
i_wb_we	WE_I	1	input	Write transaction when asserted high
i_wb_adr	ADR_I	16	input	Address input
i_wb_data	DAT_I	16/32/64	input	Data input
o_wb_ack	ACK_O	1	output	Acknowledgment output (indicates normal transaction termination)
o_wb_data	DATA_O	16/32/64	output	Data output

Direct 32-bit u(n) output

Name	Size	Direction	Description
o_un	32	output	u(n) output
o_valid	1	output	Indicates valid o_un