Main Page
Design Unit List
Files
Class List
Design Unit Hierarchy
Design Unit Members
Test_MP
.
Behavioral
Behavioral Architecture Reference
Inheritance diagram for Behavioral:
[
legend
]
Collaboration diagram for Behavioral:
[
legend
]
List of all members.
Components
MP
<Entity MP>
ClockDivider
<Entity ClockDivider>
Signals
slowclock
std_ulogic
Component Instantiations
SCLK
ClockDivider
<Entity ClockDivider>
SAP
MP
<Entity MP>
The documentation for this class was generated from the following file:
testFPGA/Test_MP.vhd
All
Classes
Files
Functions
Variables
Generated on Tue Apr 10 20:26:44 2012 for Microprocessor 8-bit by
1.6.3