


# FPGA to VGA monitor


## A-Hardware setup

Pinout of the VGA graphic card connector:



Pin	Signal	Pin	Signal
1	Red	9	<i>NO CONNECTION</i>
2	Green	10	Sync Return
3	Blue	11	ID Bit 0
4	ID Bit 2	12	ID Bit 1
5	Ground	13	Horizontal Sync
6	Red Shield	14	Vertical Sync
7	Green Shield	15	<i>NO CONNECTION</i>
8	Blue Shield		

Schematic of the adapter card:



Components for the adapter card:

We use small SN74HCT244PWR (TSSOP pitch 0.65). Resistors will be 0603.

Rprot resistors on HSync,VSync can protect against unexpected currents , i take 100ohm.


DAC (Digital to analog converter) resistors for 5-5-5 RGB:


(Taken from "OLIMEX LOW COST LCD-TO-VGA ADAPTER"

<http://olimex.wordpress.com/2012/06/12/low-cost-lcd-to-vga-adapter/>)

theoretical value	Approx. value available
R=549 ohm	560
2R=1050 ohm	1K1
4R=2180 ohm	2K2
8R=4370 ohm	4K3
16R=8660 ohm	9K1
32R=17800 ohm	18K

Photos:





## B-Building the Microblaze processor with xps tft core in Xilinx Platform studio

A graphic controller core for LCD and VGA is available with Xilinx Platform Studio.

Unfortunately this core is available only in old PLB bus on Spartan 6 (It is available as AXI bus peripheral for other FPGA family).

So, I have entirely redesigned a new Microblaze project using the PLBv4.3 bus.



Xilinx Platform Studio (EDK\_P,40xd) - C:\fpga\plb\_try\_1\system.xmp - [System Assembly View]

File Edit View Project Hardware Device Configuration Debug Simulation Window Help

Navigator Project Platform

Design Flow

- Run DRCs
- Implement Flow
  - Generate Netlist
  - Generate BitStream
  - Export Design
- Simulation Flow
  - Generate HDL Files
  - Launch Simulator

Project Files

- MHS File: system.mhs
- UCF File: data\system.ucf
- IMPACT Command File: etc/download.cmd
- Implementation Options File: etc/fast\_runtime.opt
- Bitgen Options File: etc/bitgen.ut
- EF Files
  - microblaze\_0

Project Options

- Device: xc6skx45tfgg484-3
- Netlist: TopLevel
- Implementation: XPS (Xflow)
- HDL: VHDL
- Sim Model: BEHAVIORAL

Design Summary

Bus Interfaces

Name	Bus Name	IP Type
-dlmb		★ lmb_v10
-ilmb		★ lmb_v10
-mb_plb		★ plb_v46
-tft_plb		★ plb_v46
microblaze_0		★ microblaze
DLMB	dlmb	▼
ILMB	ilmb	▼
DPLB	mb_plb	▼
IPLB	mb_plb	▼
DXCL	microblaze_0_DXCL	▼
IXCL	microblaze_0_IXCL	▼
DEBUG	microblaze_0_dbg	▼
TRACE	microblaze_0_TRACE	▼
INTERRUPT	No Connection	▼
PORTA	ilmb_port	▼
PORTB	dlmb_port	▼
LocalMemory_C...		★ lmb_bram_i...
LocalMemory_C...		★ lmb_bram_i...
DDR3_SDRAM		★ mpmc
SPLB0	tft_plb	▼
XCCL1	microblaze_0_DXCL	▼
XCCL1_B	microblaze_0_IXCL	▼
Debug_Module		★ mdm
Interrupt_Cntr		★ xps_intc
xps_gpio_0		★ xps_gpio
SPLB	mb_plb	▼
xps_tft_0		★ xps_tft
xps_timer_0		★ xps_timer
SPLB	mb_plb	▼
xps_uartlite_0		★ xps_uartlite
clock_generator_0		★ clock_gene...
proc_sys_reset_0		★ proc_sys_re...

Bus Interface Filters

- By Connection
  - Connected
  - Unconnected
- By Bus Standard
  - LMB
  - PLBV46
  - Xilinx Point To Point
  - XIL\_BRAM
  - XIL\_BSCAN
  - XIL\_MBDEBUG3
  - XIL\_MBINTERRUPT
  - XIL\_MBTRACE2
  - XIL\_MEMORY\_CHANNE
- By Interface Type
  - Slaves
  - Masters
  - Master Slaves
  - Monitors
  - Targets
  - Initiators

Legend

- Master Slave Master/Slave Target Initiator Connected Unconnected Monitor
- Production License (paid) License (eval) Local Pre Production Beta Development
- Superseded Discontinued

Project IP Catalog System Assembly View Design Summary (out of date) Graphical Design View system.ucf


Console

```

WARNING:EDK:878 - Could not find IP doc
http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
generator.pdf
Generated Block Diagram.
Rasterizing Debug_Module.jpg.....
Rasterizing microblaze_0.jpg.....

```

Console Warnings Errors



The DDR3 memory has 2 ports

- Processor port

- video frame buffer port


The xps\_tft core access the video frame buffer directly with the DDR3 video port.


The xps\_tft has 2 bus

-Slave PLB for internal registers

-Master PLB 64bit for frame buffer access

## C-Building the sample application in Xilinx SDK





The application is generated by simply pasting the tft example (xtft\_example.c) inside the default "hello world" application.

## D-Running the sample app

A sample application demonstrating the Xilinx tft support library and xps\_tft core is found with EDK iuninstallation (C:\Xilinx\14.3\ISE\_DS\EDK\sw\XilinxProcessorIPLib\drivers\tft\_v3\_01\_a\examples\xtft\_example.c)



TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER  
TFT CONTROLLER