page1
MBIST Scan Chain
Boundary Scan Chain
Debug Scan Chain
TDI
TDO
TCK
TMS
TRSTn
Advanced Debug Interface
CPU
MUX
JTAG TAP Controller
FSM
ID
Module Select
CPU sub-module
WB sub-module
FSM
CRC
BIU
MUX
FSM
CRC
Reg.
Reg.
BIU
System Wishbone Bus
OR1200 CPU
Development
Interface