

CRISAM (CISC RISC y Stack Accumulator Machine)

James C. Brakefield (2020)

Op	description	Forth/uCODE	Stack/Accum		RISC		CISC-BIS		
		1 byte	2 bytes	2 byte w/imm	3 byte	3 byte w/imm	sz1: data, sz2: delta	isz: imm size	
5-bit register fields	00xxxxxx	01xxxxxxxx	0prsssss	01xxxxxxxx 1pnnnISZ 01xxxxxxxx cccccISZ	10xxxxxx 0dsrrrrr dddddssss (most, not all)	10xxxxxx 1dsnnnISZ dddddssss (most, not all)	11xxxxxxxx 0szrrrrr 0szbbbbbb 11xxxxxxxx 0szrrrrr 1szbbbbbb SHFiiiii 11xxxxxxxx 1sznnnISZ 0szbbbbbb 11xxxxxxxx 1sznnnISZ 1szbbbbbbSHFiiiii		
		1 byte	2 bytes	2 byte w/imm	3 byte	3 byte w/imm	sz1: data, sz2: delta	isz: imm size	
4-bit register fields	00xxxxxx	01xxxxxxxx	0prunnnn	01xxxxxxxx 1nnnnnnn	10xxxxxxxxddd ssssrrrr0000	10xxxxxxxxddd ssssnnnnnn1 10xxxxxxxxddd ssssnnnnlSZ0	11xxxxxxxxrrrr bbbbliiiszs2	11xxxxxxxxisz bbbbliiiszs2	
		1 byte	2 bytes	2 byte w/imm	3 byte	3 byte w/imm	sz1: data, sz2: delta	isz: imm size	

x: op bits, p: pop/push, r: replace op, n:
 imm, d: dest reg, r&s: src reg, b: base reg,
 i: index reg, sz: mem/off size fld, ISZ imm
 size, SHF index shift amount

x: op bits, p: pop/push, r: replace op, u:
 update CCR, n: imm, d: dest reg, r&s: src
 reg, b: base reg, i: index reg, sz: size fld

Forth	Four data sizes possible (eg 8, 16, 32 & 64 or 8, 16, 24 & 48 or 8, 16, 24 & 32 or ...), registers are atleast the size of the largest supported data or address
	Initially CALL shall push PC, CCR & Frame pointer as a single word, RTN may or may not restore CCR (default is non-restore), RTN does not restore FP, RTNF does restore FP
	Register file configurations: straight reg file (30+zero+PC), single stack(4+1) with frame(12) + regs(12+zero+PC), dual stack(4+1 & 4+1) with frame(12) + regs(8+zero+PC)
Forth uCode	Uses register file as data and return stacks, spill/restore TBD, can be implemented as a compressed encoding of Stack/RISC/CISC ops with register file in stack mode 00xxxxxxxx
	Use lookup table to abbreviate 16 & 24-bit instructions, lookup table supplies prefix bits as well
	Defining of uCodes not a user level activity, likewise switching between stack mode and register mode
Stack	Uses register file as data and return stacks and frame area, indexing into these areas, p:push/pop, r:replace op, u:CCR update, imm encodes its size, spill/restore TBD
RISC	Three registers specified, use per RISC/Stack mode, imm encoded by ISZ, both ID2D & IS2D ops
CISC	x86 addressing, use per RISC/Stack mode, delta sz: 0, 8, 24 & 64, imm size: 8,16,24... 32 registers in reg file, PC & CCR separate
Accum	x86 addressing, use per RISC/Stack mode, delta sz: 0, 8, 24 & 64, imm size: 8,16,24... 16 index locations including pop/push data/return stack, frame indexing and zero and ?

PFX0	prefix "000" to op-code				PFX0/NOP	PFX0	RADD	RADDI	
PFX1	prefix "001" to op-code				PFX1	PFX1	RSUB	RSUBI	
PFX2	prefix "010" to op-code				PFX2	PFX2	RADC	RACDI	
PFX3	prefix "011" to op-code				PFX3	PFX3	RSBC	RSBCI	
PFX4	prefix "100" to op-code				PFX4	PFX4	RAND	RANDI	
PFX5	prefix "101" to op-code				PFX5	PFX5	ROR	RORI	
PFX6	prefix "110" to op-code				PFX6	PFX6	RXOR	RXORI	
PFX7	prefix "111" to op-code				PFX7	PFX7	RMUL	RMULI	
AUG0	augment n or dsr or rbi				AUG0	AUG0	RMULU	RMULUI	
AUG1	augment n or dsr or rbi				AUG1	AUG1	RMULUS	RMULSUI	
AUG2	augment n or dsr or rbi				AUG2	AUG2	RDIV	RDIVI	
AUG3	augment n or dsr or rbi				AUG3	AUG3	RDIVI	RDIVSI	
AUG4	augment n or dsr or rbi				AUG4	AUG4	RLSL	RLSLI	
AUG5	augment n or dsr or rbi				AUG5	AUG5	RROTL	RROTRI	
AUG6	augment n or dsr or rbi				AUG6	AUG6	RLSR	RLSRI	
AUG7	augment n or dsr or rbi				AUG7	AUG7	RASR	RASRI	
LDB	Load byte zero extended	LDB (C@)	LDB/STB (~C@/C!)	LDBI	LDB	LDBN	RFADD	RFADDI	
LDBS	Load byte sign extended	LDBS	LDBS	LDBSI	LDBS	LDBSN	RFSUB	RFSUBI	
LDH	Load half zero extended	LDH	LDH/STH	LDHI	LDH	LDHN	RFMUL	RFMULI	
LDHS	Load half sign extended	LDHS	LDHS	LDHSI	LDHS	LDHSN	RFDIV	RFDIVI	
LDW	Load word zero extended	LDW	LDW/STW	LDWI	LDW	LDWN	D2D ops		
LDWS	Load word sign extended	LDWS	LDWS	LDWSI	LDWS	LDWSN	ST	STI	
LDL	Load long	LDL (@)	LDL/STL (~@/!)	LDLI	LDL	LDLN			
STB	Store byte	STB (C!)			STB	STBN	LD		
STH	Store half	STH			STH	STHN	LDS		
STW	Store word	STW			STW	STWN			
STL	Store long	STL (!)			STL	STLN			
ADD	Add	ADD (+)	ADD/RADD	ADDI	ADD	ADDI	ADD		
SUB	Subtract	SUB (-)	SUB/RSUB	SUBI	SUB	SUBI	SUB		
ADC	Add with carry	ADC	ADC/RADC	ADCI	ADC	ADCI	ADC		
SBC	Subtract with carry	SBC	SBC/RSBC	SBCI	SBC	SBCI	SBC		
AND	And	AND	AND/RAND	ANDI	AND	ANDI	AND		
OR	Or	OR	OR/ROR	ORI	OR	ORI	OR		
XOR	Exclusive or	XOR	XOR/RXOR	XORI	XOR	XORI	XOR		
MUL	Multiply	MUL	MUL/RMUL	MULI	MUL	MULI	MUL		
MULU	Multiply upper unsigned	MULU	MULU	MULUI	MULU	MULUI	MULU		
MULUS	Multiply upper signed	MULUS	MULUS	MULUSI	MULUS	MULUSI	MULUS		
DIV	Divide unsigned	DIV	DIV	DIVI	DIV	DIVI	DIV		
DIVI	Divide signed	DIVI	IDIV	IDIVI	DIVI	IDIVI	DIVI		
LSL	Shift left	LSL	LSL/RLSL	LSLI	LSL	LSLI	LSL		

D2D ops: TST, CLR, SET, INC, DEC, JMP, CALL

Divide to be implemented by co-processor, started by DIV inst. and

ROTL	Rotate left	ROTL	ROTL/RROTL	ROTLI	ROTL	ROTLI	ROTL	
LSR	Unsigned shift right	LSR	LSR/RLSR	LSRI	LSR	LSRI	LSR	
ASR	Signed shift right	ASR	ASR/RASR	ASRI	ASR	ASRI	ASR	
FADD	Floating add	FADD	FADD/RFADD	FADDI	FADD	FADDI	FADD	
FSUB	Floating subtract	FSUB	FSUB/RFSUB	FSUBI	FSUB	FSUBI	FSUB	
FMUL	Floating multiply	FMUL	FMUL/RFMUL	FMULI	FMUL	FMULI	FMUL	
FDIV	Floating divide	FDIV	FDIV/RFDIV	FDIVI	FDIV	FDIVI	FDIV	
CMP	Integer compare	CMP	CMP	CMPI			CMP	CMPI
TST	Compare to zero	TST	TST					
BIT	Logical compare (AND)	BIT	BIT	BITI			BIT	BITI
BRcc	Branch relative on condition	BRcc	BRcc	BRcc				
CALL	Call subroutine	CALL	CALL	CALLR	CALL	CALLN	CALL	
CALLF	Call subroutine with frame		CALLF	CALLRF	CALLF	CALLFN		
RTN	Return	RTN						
RTNF	Return with frame			RTNF				
BR	exit IF code segment		BR	BR				
BREQ	skip IFN code segment	BREQ	BREQ					
BRNE	skip IF code segment	BRNE	BRNE					
LIT	Length encoded immediate	LIT	LIT	(32) S2D ops	LDI	LEA		
LITN	Length encoded immediate	LITN	LITN					
LITR	PC + len encoded signed imm	LITR	LITR					
DROP		DROP	LDB+/+STB++	(-)LDB/STB	EXTRACT	EXTRACTI		
SWAP		SWAP	LDBS++	(-)LDBS	INSERT	INSERTI		
PICKOS (DUP)		PICKOS (DUP)	LDH++/STH++	(-)LDH/STH				
PICK1S (OVER)		PICK1S (OVER)	LDHS++	(-)LDHS				
PICK2S		PICK2S	LDW++/STW++	(-)LDW/STW				
PICK3S		PICK3S	LDWS++	(-)LDWS				
PICKR		PICKR	LDL++/STL++	(-)LDL/STL				
PULLR		PULLR	LDB/STB+offset	LDB/STB+offset++				
PUSH2R		PUSH2R	LDBS+offset	LDBS+offset++				
ZERO		ZERO	LDH/STH+offset	LDH/STH+offset++				
ONE		ONE	LDHS+offset	LDHS+offset++				
TWO		TWO	LDW/STW+offset	LDW/STW+offset++				
			LDL/STL+offset	LDL/STL+offset++				
Plus-store (+!)		Plus-store (+!)						
PC2RS	setup loop start address	PC2RS						push address of next instruction to return stack
DO-LOOP	unconditional loop repeat	DO-LOOP						branch to adr at TORS
DO-LOOPN	conditional loop repeat	DO-LOOPNE						branch to adr at TOR conditional on TOS NE zero, pop TORS if zero,
DO-LOOP+	count up loop with limit	DO-LOOP+						increment SORS by TOS & pop TOS, branch to adr at TORS if sum <
DO-LOOP+	count up loop with limit	DO-LOOP+1						increment SORS by one, branch to adr at TORS if sum < 3ORS, if >=
DO-LOOP-	count down loop	DO-LOOP-						decrement SORS, branch to adr at TORS if >0, else double pop RS
PICK	Push Indexed item to TOS		PICK					from DS if >=0, from RS otherwise
POKE	TOS to indexed location, pop TOS	POKE						to DS if >=0, to RS otherwise
POPn	Drop N elements from DS/RS	POPn						drop N elements for DS if >0, from RS otherwise
IN	Input		IN					
OUT	Output		OUT					
DEFUC	Define uCode		DEFUCI					
86	Total not empty	55	53	53	52	52	48	23

Some other Forth ops

NIP	delete SOS
ABORT	similar to RESET
QUIT	similar to TRAP
/MOD	divide with both quotient and remainder
*MOD	multiply followed by divide of full product
NEG	
ABS	
MAX	
MIN	
SKIP	skip to next 32-bit word
LIT8	8-bit literal push

Immediate length encodings for 4-bit register fields (currently doing ISZ in 2nd inst. byte with two additional bits preceding)

CISC/BIS offset	rrrrbbbb iiii sz--	0: unsigned byte, 1: signed half, 2: none, 3: long
CISC/BIS data size	rrrrbbbb iiii --sz	0: byte, 1: half, 2: word, 3: long
CISC/BIS immediate size	x1SZbbbb iiii ----	ISZ: # of bytes, no unused bit
RISC Bcc	c1SZcccc snnnnnnn . . .	ISZ specifies length of displacement
RISC 7-bit imm	dddssss snnnnnnn1	seven bit signed 2's complement
RISC ISZ imm	dddddsss snnnnnnn1	ISZ >0: 12, 20, 28, 36, 44, 52 & 64 bit immediate
Stack/Accum immediate	sccccccc snnnnnnn1	Signed imm, comma coded length, see LIT
Ibid	s1nnnnnnn	Signed 7-bit
Ibid	s0ccccnn nnnnnnnn . . .	Signed 14, 21, 28, 35
Ibid	s00000sz nnnnnnnn . . .	Signed 40, 48, 56, 64
Stack Alt signed imm, full 8-bits	1nnnnnnn	7-bit