

Entity:tb_or1200_cpu Architecture: Date: Sat Aug 14 00:23:51 EDT 2004 Row: 1 Page: 1



Entity:tb_or1200_cpu Architecture: Date: Sat Aug 14 00:23:51 EDT 2004 Row: 1 Page: 2


/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op
4
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs
00610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op
3
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs
00000000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra
01
80
100
120
140



Entity:tb_or1200_cpu Architecture: Date: Sat Aug 14 00:23:51 EDT 2004 Row: 2 Page: 4


/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op
4
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs
00610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op
3
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs
00000000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra
01
160
180
200
220


/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb 00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw 03
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op 0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a 0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b 0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op 0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm 00000000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm 1800
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in 4 5 6 7 0 1 2 3
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out 3 4 5 6 7 0 1 2
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn 14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw 03
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid
160
180
200
220


/tb_or1200_cpu/or1200_cpu/or1200_ctrl/alu_op
4
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_addrofs
00610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/branch_taken
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/clk
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/comp_op
3
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_limm
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/cust5_op
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/du_hwbkpt
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_macrc_op
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/ex_void
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/except_illegal
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/flushpipe
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/force_dslot_fetch
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_macrc_op
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/id_void
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/if_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/imm_signextend
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_addrofs
00000000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/lsu_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/mac_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/multicycle
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/no_more_dslot
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/pre_branch_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addra
01
240
260
280
300


/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrb
00
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_addrw
03
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rda
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rf_rdb
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfe
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rfwb_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/rst
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_a
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_b
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sel_imm
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/shrot_op
0
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_syscall
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/sig_trap
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/simm
00000000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/spr_addrimm
1800
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_in
4 5 6 7 0 1 2 3
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/thread_out
3 4 5 6 7 0 1 2
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_freeze
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_insn
14610000
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wb_rfaddrw
03
/tb_or1200_cpu/or1200_cpu/or1200_ctrl/wbforw_valid
240
260
280
300