

Entity:tb_or1200_cpu Architecture: Date: Sat Aug 14 01:17:21 EDT 2004 Row: 1 Page: 1



Entity:tb_or1200_cpu Architecture: Date: Sat Aug 14 01:17:21 EDT 2004 Row: 2 Page: 2



Entity:tb_or1200_cpu Architecture: Date: Sat Aug 14 01:17:21 EDT 2004 Row: 3 Page: 3


/tb_or1200_cpu/or1200_cpu/or1200_wbmux/width
00000020
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/clk
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/rst
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/wb_freeze
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/rfwb_op
0
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/rfwb_op2
0
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_a
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_b
abcdef12
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_c
00000000
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_d
000000d8
00000118
00000158
00000198
000001d8
00000218
00000060
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_a2
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_b2
abcdef12
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_c2
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxin_d2
zzzzzzzZ
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxout
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxout2
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxreg
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxreg2
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxreg_valid
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/muxreg2_valid
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/thread_in
3
4
5
6
7
0
1
2
/tb_or1200_cpu/or1200_cpu/or1200_wbmux/thread_out
2
3
4
5
6
7
0
1
240
260
280
300