## 1. DESCRIPTION OF LPM MODULES

This section describes in detail the functionality and semantics of each module in LPM.

### 1.1 MODULE CATEGORIES

The LPM modules fall into five major categories:

| CATEGORY | DESCRIPTION |
| :--- | :--- |
| GATES |  |
| LPM_CONSTANT | Constant value |
| LPM_INV, LPM_AND, LPM_OR, LPM_XOR | Basic combinatorial gates |
| LPM_BUSTRI | Tri-State buffer |
| LPM_MUX | Multiplexer |
| LPM_DECODE | Decoder |
| LPM_CLSHIFT | Combinatorial shifter |
|  |  |
| ARITHMETIC COMPONENTS | Counter |
| LPM_COUNTER | Adder/Subtracter |
| LPM_ADD_SUB | Comparator |
| LPM_COMPARE | Multiplier |
| LPM_MULT | Absolute Value |
| LPM_ABS | Divider |
| LPM_DIVIDE |  |
|  | Read Only Memory |
| STORAGE COMPONENTS | Transparent latch |
| LPM_ROM | D-type or T-type flip-flop |
| LPM_LATCH | Shift Register |
| LPM_FF | Random Access Memory |
| LPM_SHIFTREG | Dual-Port Ramdom Access Memory |
| LPM_RAM_DQLPM_RAM_IO, | Single colock First-In-First-Out Memory |
| LPM_RAM_DP | Double colocks First-In-First-Out Memory |
| LPM_FIFO |  |
| LPM_FIFO_DC |  |
|  | Finite state machine |
| TABLE PRIMITIVES | Truth table |
| LPM_FSM |  |
| LPM_TTABLE | Input/Output/Bidrectional pads |
|  |  |
| PAD PRIMITIVES | LPM_INPAD, LPM_OUTPAD, LPM_BIPAD |

Note that truth table, finite state machine, RAM and ROM modules require more information than can be contained in the LPM netlist to define their function. These modules use supporting files to describe their function. These supporting files use the standard Intel HEX, Berkeley PLA and KISS formats.

### 1.1.1 Logic Conventions

Where logic equations or logic models are used, the following symbols are used for both single bit operations and bit-wise vector operations:

| AND | $\&$ |  |
| :--- | :--- | :--- |
| OR | l |  |
| XOR | $\wedge$ |  |
| NOT or INVERT | $\sim$ | on vectors this is 1's complement |
| NAND | $\sim \&$ |  |
| NOR | $\sim$ |  |
| XNOR | $\sim \wedge$ |  |
| LEFT SHIFT | $\ll$ | vector only |
| RIGHT SHIFT | $\gg$ | vector only |
| Two's Complement <br> or Unsigned Add | + |  |
| Two's Complement <br> or Unsigned Subtract | - |  |
| Two's Complement <br> or Unsigned Multiply | $\times$ |  |

### 1.1.2 Drawing Conventions

The drawings of all modules in this document use the following conventions (shown in the figure below):

Data Inputs Are shown going into the left of the module symbol.
Data Outputs Are shown coming out of the right side of the module symbol except on bidir module symbols that have bi-directional port where they are on the left side.

Control Inputs Are shown going into the top of the module symbol.
Status Outputs Are shown coming out of the bottom of the module symbol.
Data I/Os Are shown on the right side of the bidir module symbol.
Width \& Size Width refers to LPM_Width and Size refers to LPM_Size


### 1.1.3 Scan Test Conventions

All of the modules that have scan-test ports (LPM_COUNTER, LPM_LATCH, LPM_FF, LPM_TFF, LPM_FSM) use the same convention. The TestOut port always has the same value as the most significant bit of the output ( $\mathbf{Q}$ or State). When TestEnab is high, the data on TestIn is shifted into the least significant bit of the associated register as the contents of the register are shifted towards the most significant bit.

### 1.2 GATES

### 1.2.1 LPM_CONSTANT



### 1.2.1.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Result | O | Required | Value specified by <br> CValue | Output vector LPM_Width wide <br> LPM_Cvalue is truncated or sign <br> extended to LPM_Width bits |

### 1.2.1.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value >0 | Width of output vector |
| LPM_CValue | Required | LPM Value | Value of constant |
| LPM_Strength | Optional | WEAK | If present, this indicates a pullup or <br> pulldown strength |

### 1.2.1.3 Function

Result = LPM_Cvalue

### 1.2.2 LPM_INV


1.2.2.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_Width wide |
| Result | O | Required | Inverted Result | Vector, LPM_Width wide |

### 1.2.2.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of input and output vectors |

### 1.2.2.3 Function

$$
\text { Result }=\sim \text { Data }
$$

### 1.2.3 LPM_AND


1.2.3.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_Size times LPM_Width <br> wide |
| Result | O | Required | Result of AND operators | Vector, LPM_Width wide |

### 1.2.3.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of output vector. <br> Number of AND gates. |
| LPM_Size | Required | LPM Value $>0$ | Number of inputs to each AND gate. <br> Number of input buses. |

### 1.2.3.3 Function

> Result $_{0}=$ Data $_{0 \times 0} \&$ Data $_{1 \times 0} \&$ Data $_{2 \times 0} \& \ldots \&$ Data $_{\text {LPM_Size-1x0 }}$
> Result $_{1}=$ Data $_{0 \times 1} \&$ Data $_{1 \times 1} \&$ Data $_{2 \times 1} \& \ldots \&$ Data $_{\text {LPM_Size-1x1 }}$
> Result $_{2}=$ Data $_{0 \times 2} \&$ Data $_{1 \times 2} \&$ Data $_{2 \times 2} \& \ldots \&$ Data $_{\text {LPM_Size-1x2 }}$

Result $_{i}=$ Data $_{0 \times \mathrm{Xi}} \&$ Data $_{1 \mathrm{Xi}} \&$ Data $_{2 \mathrm{Xi}} \& \ldots \&$ Data $_{\text {LPM_Size-1Xi }}$
Where $\mathbf{i}$ goes from 0 to (LPM_Width - 1).

### 1.2.3.4 Example

Suppose the designers have three 8-bit buses and they want to AND the corresponding bits of the three buses. This is done using an LPM_AND with an LPM_Width $=8$ and an LPM_Size $=3$. The LPM_Width of eight indicates that there are eight AND gates, and the LPM_Size of three indicates that each AND gate has three inputs.


This diagram is for illustrative purposes only and is not intended to specify any implementation details.

The function performed by the LPM_AND gate in this case is:
Out[0] $=$ Result $_{0}=$ Data $_{0 \times 0} \&$ Data $_{1 \times 0} \&$ Data $_{2 \times 0}=\mathrm{C}[0] \& B[0] \& \mathrm{~A}[0]$
Out [1] $=$ Result $_{1}=$ Data $_{0 \mathrm{X} 1} \&$ Data $_{1 \mathrm{X} 1} \& \operatorname{Data}_{2 \mathrm{X} 1}=\mathrm{C}[1] \& \mathrm{~B}[1] \& \mathrm{~A}[1]$
Out[2] $=$ Result $_{2}=$ Data $_{0 \times 2} \&$ Data $_{1 \mathrm{X} 2} \&$ Data $_{2 \mathrm{X} 2}=\mathrm{C}[2] \& \mathrm{~B}[2] \& \mathrm{~A}[2]$
Out[3] $=\operatorname{Result}_{3}=$ Data $_{0 x 3} \& \operatorname{Data}_{1 \mathrm{XX} 3} \& \operatorname{Data}_{2 \mathrm{X} 3}=\mathrm{C}[3] \& B[3] \& \mathrm{~A}[3]$
Out[4] $=$ Result $_{4}=$ Data $_{0 \times 4} \&$ Data $_{1 \mathrm{X} 4} \&$ Data $_{2 \mathrm{X} 4}=\mathrm{C}[4] \& \mathrm{~B}[4] \& \mathrm{~A}[4]$
Out[5] $=$ Result $_{5}=$ Data $_{0 \times 5} \&$ Data $_{1 \times 5} \&$ Data $_{2 \times 5}=C[5] \& B[5] \& A[5]$
Out[6] $=$ Result $_{6}=$ Data $_{0 \times 6} \&$ Data $_{1 \mathrm{X} 6} \&$ Data $_{2 \mathrm{X} 6}=\mathrm{C}[6] \& \mathrm{~B}[6] \& \mathrm{~A}[6]$
Out[7] $=$ Result $_{7}=$ Data $_{0 \times 7} \&$ Data $_{1 \mathrm{X} 7} \&$ Data $_{2 \times 7}=\mathrm{C}[7] \& \mathrm{~B}[7] \& \mathrm{~A}[7]$

### 1.2.4 LPM_OR


1.2.4.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_Size times LPM_Width <br> wide |
| Result | O | Required | Result of OR operators | Vector, LPM_Width wide |

### 1.2.4.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of output vector. <br> Number of OR gates. |
| LPM_Size | Required | LPM Value $>0$ | Number of inputs to each OR gate. <br> Number of input buses. |

### 1.2.4.3 Function

$$
\operatorname{Result}_{i}=\operatorname{Data}_{0 x i} \mid \text { Data }_{1 \times i} \mid \text { Data }_{2 x i}|\ldots| \text { Data }_{\text {LPM_Size-1Xi }}
$$

Where $\mathbf{i}$ goes from 0 to (LPM_Width - 1).

### 1.2.4.4 Example

Suppose the designers have three 8-bit buses and they want to OR the corresponding bits of the three buses. This is done using an LPM_OR with an LPM_Width of 8 and an LPM_Size of three. The LPM_Width of eight indicates that there are eight OR gates, and the LPM_Size of three indicates that each OR gate has three inputs.


This diagram is for illustrative purposes only and is not intended to specify any implementation details.

The function performed by the LPM_OR gate in this case is:

$$
\begin{aligned}
& \text { Out[0] }=\operatorname{Result}_{0}=\operatorname{Data}_{2 \mathrm{X} 0}\left|\operatorname{Data}_{1 \mathrm{X} 0}\right| \operatorname{Data}_{0 \mathrm{X} 0}=\mathrm{A}[0]|\mathrm{B}[0]| \mathrm{C}[0] \\
& \text { Out[1] }=\operatorname{Result}_{1}=\operatorname{Data}_{2 \mathrm{X} 1}\left|\operatorname{Data}_{1 \mathrm{X} 1}\right| \operatorname{Data}_{0 \mathrm{X} 1}=\mathrm{A}[1]|\mathrm{B}[1]| \mathrm{C}[1] \\
& \text { Out[2] }=\operatorname{Result}_{2}=\operatorname{Data}_{2 \mathrm{X} 2}\left|\operatorname{Data}_{1 \mathrm{X} 2}\right| \operatorname{Data}_{0 \mathrm{X} 2}=\mathrm{A}[2]|\mathrm{B}[2]| \mathrm{C}[2] \\
& \text { Out[3] }=\operatorname{Result}_{3}=\operatorname{Data}_{2 \mathrm{X} 3}\left|\operatorname{Data}_{1 \mathrm{X} 3}\right| \operatorname{Data}_{0 \mathrm{X} 3}=\mathrm{A}[3]|\mathrm{B}[3]| \mathrm{C}[3] \\
& \text { Out[4] }=\operatorname{Result}_{4}=\operatorname{Data}_{2 \mathrm{X} 4}\left|\operatorname{Data}_{1 \mathrm{X} 4}\right| \operatorname{Data}_{0 \mathrm{X} 4}=\mathrm{A}[4]|\mathrm{B}[4]| \mathrm{C}[4] \\
& \text { Out[5] }=\operatorname{Result}_{5}=\operatorname{Data}_{2 \mathrm{X} 5}\left|\operatorname{Data}_{1 \mathrm{X} 5}\right| \operatorname{Data}_{0 \mathrm{X} 5}=\mathrm{A}[5]|\mathrm{B}[5]| \mathrm{C}[5] \\
& \text { Out[6] }=\operatorname{Result}_{6}=\operatorname{Data}_{2 \mathrm{X} 6}\left|\operatorname{Data}_{1 \mathrm{X} 6}\right| \operatorname{Data}_{0 \mathrm{X} 6}=\mathrm{A}[6]|\mathrm{B}[6]| \mathrm{C}[6] \\
& \text { Out[7] }=\operatorname{Result}_{7}=\operatorname{Data}_{2 \mathrm{X} 7}\left|\operatorname{Data}_{1 \mathrm{X} 7}\right| \operatorname{Data}_{0 \mathrm{X} 7}=\mathrm{A}[7]|\mathrm{B}[7]| \mathrm{C}[7]
\end{aligned}
$$

### 1.2.5 LPM_XOR


1.2.5.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_Size times LPM_Width <br> wide |
| Result | O | Required | Result of XOR operators | Vector, LPM_Width wide |

### 1.2.5.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of output vector. <br> Number of XOR gates. |
| LPM_Size | Required | LPM Value $>0$ | Number of inputs to each XOR gate. <br> Number of input buses. |

### 1.2.5.3 Function


Where $\mathbf{i}$ goes from 0 to (LPM_Width - 1).

### 1.2.5.4 Example

Suppose the designers have three 8-bit buses and they want to XOR the corresponding bits of the three buses. This is done using an LPM_XOR with an LPM_Width of 8 and an LPM_Size of three. The LPM_Width of eight indicates that there are eight XOR gates, and the LPM_Size of three indicates that each XOR gate has three inputs.


This diagram is for illustrative purposes only and is not intended to specify any implementation details.

The function performed by the LPM_XOR gate in this case is:

$$
\begin{aligned}
& \text { Out[0] }=\operatorname{Result}_{0}=\operatorname{Data}_{2 \mathrm{X} 0}{ }^{\wedge} \operatorname{Data}_{1 \mathrm{X} 0}{ }^{\wedge} \text { Data }_{0 \mathrm{X} 0}=\mathrm{A}[0] \wedge \text { B }[0] \wedge \text { C }[0] \\
& \text { Out [1] }=\text { Result }_{1}=\operatorname{Data}_{2 \mathrm{X} 1} \wedge \text { Data }_{1 \mathrm{X} 1} \wedge \text { Data }{ }_{0 \mathrm{X} 1}=\mathrm{A}[1] \wedge \mathrm{B}[1] \wedge \mathrm{C}[1] \\
& \text { Out[2] }=\text { Result }_{2}=\text { Data }_{2 \mathrm{X} 2}{ }^{\wedge} \text { Data }_{1 \mathrm{X} 2}{ }^{\wedge} \text { Data }_{0 \mathrm{X} 2}=\mathrm{A}[2]{ }^{\wedge} \mathrm{B}[2] \wedge \text { C[2] } \\
& \text { Out[3] }=\text { Result }_{3}=\operatorname{Data}_{2 \mathrm{X3}}{ }^{\wedge} \text { Data }_{1 \mathrm{X} 3}{ }^{\wedge} \text { Data }_{0 \times 3}=\mathrm{A}[3] \wedge \mathrm{B}[3] \wedge \mathrm{C}[3] \\
& \text { Out[4] }=\text { Result }_{4}=\text { Data }_{2 \mathrm{X} 4}{ }^{\wedge} \text { Data }_{1 \mathrm{X} 4}{ }^{\wedge} \text { Data }_{0 \mathrm{X} 4}=\mathrm{A}[4]{ }^{\wedge} \mathrm{B}[4] \wedge \text { C[4] } \\
& \text { Out[5] }=\text { Result }_{5}=\text { Data }_{2 \times 5}{ }^{\wedge} \text { Data }_{1 \mathrm{X} 5}{ }^{\wedge} \text { Data }_{0 \times 5}=\mathrm{A}[5] \wedge \mathrm{B}[5] \wedge \text { C[5] } \\
& \text { Out[6] }=\text { Result }_{6}=\text { Data }_{2 \times 6}{ }^{\wedge} \text { Data }_{1 \mathrm{X} 6}{ }^{\wedge} \text { Data }_{0 \times 6}=\mathrm{A}[6]{ }^{\wedge} \mathrm{B}[6] \wedge \text { C[6] } \\
& \text { Out[7] }=\text { Result }_{7}=\operatorname{Data}_{2 \times 7}{ }^{\wedge} \operatorname{Data}_{1 \mathrm{X} 7}{ }^{\wedge} \text { Data }{ }_{0 \times 7}=\mathrm{A}[7] \wedge \mathrm{B}[7] \wedge \mathrm{C}[7]
\end{aligned}
$$

### 1.2.6 LPM_BUSTRI

Connection to a Tri-State Bus.


### 1.2.6.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| TriData | IO | Required | Bi-directional bus signal | Vector, LPM_Width wide |
| Data | I | Note 1 | Data input to TriData bus | Vector, LPM_Width wide. One of <br> Data or Result must be used. |
| EnableDT | I | Optional | If HIGH, enables Data <br> onto the TriData bus. | Default value is Low. Required if <br> Data is used. |
| Result | O | Note 1 | Output from TriData bus. | Vector, LPM_Width wide. One of <br> Data or Result must be used. |
| EnableTR | I | Optional | Df HIGH, enable TriData <br> onto the Result bus. | Default value is Low. Required if <br> Result is used |

Note 1: Either the Result or Data port is required. Both may be used.

### 1.2.6.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of input and output vectors |

### 1.2.6.3 Functions

| EnableDT | EnableTR | Data | Result | TriData |
| :---: | :---: | :---: | :---: | :---: |
| L | L | X | Hi-Z | Hi-Z Note 1 |
| L | H | X | VALUE <br> (From TriData) | VALUE |
| H | L | VALUE | Hi-Z | VALUE <br> (From Data) |
| H | H | VALUE | VALUE <br> (From Data) | VALUE <br> (From Data) |

Note 1: When both control ports (EnableDT and EnableTR) are inactive (LOW) the Result port is high impedance, and the TriData port will take its value from the attached net (i.e. it is not driven by the LPM_Bustri).

### 1.2.7 LPM_MUX


1.2.7.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_Size times LPM_Width wide |
| Result | O | Required | Selected input vector | Vector, LPM_Width wide |
| Sel | I | Required | Selects one of the input <br> vectors | Vector, LPM_WidthS wide |
| Clock | I | Optional | Clock for pipelined usage | Note 1 |
| ClkEn | I | Optional | Clock enable for pipelined | Note 2 |
| Aclr | I | Optional | Asynchronous Clear | Note 3 |

Note 1: The Clock port provides for pipelined operation of the LPM_MUX. If a lpm_pipeline other than 0 (default value) is specified, then the clock port must be connected.

Note 2: The ClkEn port provides a clock enable for pipelined operation.
Note 3: The pipeline initializes to undefined. The Aclr port may be used at any time to reset the pipeline to all 0 's asynchronously to the clock.
1.2.7.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value >0 | Width of output vector. Number of <br> Multiplexers. |
| LPM_Size | Required | LPM Value >0 | Number of inputs to each Multiplexer. <br> Number of input buses. |
| LPM_WidthS | Required | LPM Value >0 | WidthS should be the next integer greater <br> than or equal to log $_{2}$ (LPM_Size) or there <br> will be unselectable input vectors. |
| LPM_Pipeline | Optional | LPM Value $\geq 0$ | Default is 0 - non-pipelined |

### 1.2.7.3 Functions

| Sel vector | Sel Value | Result |
| :---: | :---: | :---: |
| 0000... 000 | 0 | Data ${ }_{0 \_ \text {_LPM_Width-1:0] }}$ |
| 0000... 001 | 1 | Data ${ }_{1}$ [LPM_Width-1:0] |
| 0000... 010 | 2 | Data2_[LPM_Width-1:0] |
| ... | ... | $\ldots$ |
| 1111... 110 | LPM_Size-2 | Data LPM_Size-2_[LPM_Width-1:0] $^{\text {a }}$ |
| 1111...111 | LPM_Size-1 | Data LPM_Size-1_[LPM_Width-1:0] $^{\text {a }}$ |

This table assumes that LPM_Size is a power of two, but that is not required. If there is no Data vector that corresponds to the 'Sel Value'; that is, if Data ${ }_{\text {Sel_Value }}$ is not connected or is greater than LPM_Size, the selection of 'Sel Value' will produce an undefined Result.

### 1.2.7.4 Example

Suppose the designers have three 8-bit buses and they want to select one of the three buses. This is done using an LPM_MUX with an LPM_Width of 8 and an LPM_Size of three. The LPM_Width of eight indicates that there are eight multiplexers, and the LPM_Size of three indicates that each multiplexer has three inputs.


## This diagram is for illustrative purposes only and is not intended to specify any

 implementation details.Supposing that bus A becomes Data ${ }_{2 \mathrm{Xi}}$, bus B becomes Data ${ }_{1 \mathrm{Xi}}$, and bus C becomes Data $_{0 \mathrm{Xi}}$, the function performed by the LPM_MUX gate in this case is:

$$
\begin{aligned}
& \text { Out[0] }=\text { Result }_{0}=\text { Data }_{\text {Selx } 0}=(\text { UNDEFINED if Sel }=3, \mathrm{~A}[0] \text { if } \mathrm{Sel}=2, \mathrm{~B}[0] \text { if } \mathrm{Sel}=1, \mathrm{C}[0] \text { if Sel }=0) \\
& \text { Out }[1]=\text { Result }_{1}=\text { Data }_{\text {Selx }}=(\text { UNDEFINED if Sel }=3, \text { A }[1] \text { if Sel }=2, \mathrm{~B}[1] \text { if Sel }=1, \mathrm{C}[1] \text { if Sel }=0) \\
& \text { Out[2] }=\text { Result }_{2}=\text { Data }_{\text {SelX2 }}=(\text { UNDEFINED if Sel }=3, \mathrm{~A}[2] \text { if Sel }=2, \mathrm{~B}[2] \text { if Sel }=1, \mathrm{C}[2] \text { if Sel }=0) \\
& \text { Out[3] }=\text { Result }_{3}=\text { Data }_{\text {SelX } 3}=(\text { UNDEFINED if Sel }=3 \text {, A }[3] \text { if } \mathrm{Sel}=2, \mathrm{~B}[3] \text { if } \mathrm{Sel}=1, \mathrm{C}[3] \text { if } \mathrm{Sel}=0) \\
& \text { Out }[4]=\text { Result }_{4}=\text { Data }_{\text {SelX4 }}=(\text { UNDEFINED if Sel }=3, \mathrm{~A}[4] \text { if } \mathrm{Sel}=2, \mathrm{~B}[4] \text { if } \mathrm{Sel}=1, \mathrm{C}[4] \text { if } \mathrm{Sel}=0) \\
& \text { Out[5] }=\text { Result }_{5}=\text { Data }_{\text {SelX5 }}=(\text { UNDEFINED if Sel }=3 \text {, A }[5] \text { if } \mathrm{Sel}=2, \mathrm{~B}[5] \text { if } \mathrm{Sel}=1, \mathrm{C}[5] \text { if } \mathrm{Sel}=0) \\
& \text { Out[6] }=\text { Result }_{6}=\text { Data }_{\text {SelX6 }}=(\text { UNDEFINED if Sel }=3, \mathrm{~A}[6] \text { if } \mathrm{Sel}=2, \mathrm{~B}[6] \text { if } \mathrm{Sel}=1, \mathrm{C}[6] \text { if } \mathrm{Sel}=0) \\
& \text { Out[7] }=\text { Result }_{7}=\text { Data }_{\text {SelX7 }}=(\text { UNDEFINED if Sel }=3, \text { A }[7] \text { if Sel }=2, \text { B[7] if Sel }=1, \text { C }[7] \text { if Sel }=0)
\end{aligned}
$$

### 1.2.8 LPM_DECODE



### 1.2.8.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Data | I | Required | Data input. Treated as unsigned binary number. | Vector, LPM_Width wide |
| Enable | I | Optional | Enable. All outputs low when not active | Default value is Active (High) if absent. |
| EQ | O | Required | For $\mathrm{i}=0$ to <br> LPM_Decodes <br> if $(i=$ Data $) E q_{i}=1$ <br> else $\mathrm{Eq}_{\mathrm{i}}=0$ | Vector, LPM_Decodes wide. If Data $\geq$ LPM_Decodes then all $\mathrm{Eq}_{\mathrm{i}}$ are 0 |
| Clock | I | Optional | Clock for pipelined usage | Note 1 |
| ClkEn | I | Optional | Clock enable for pipelined | Note 2 |
| Aclr | I | Optional | Asynchronous Clear | Note 3 |

Note 1: The Clock port provides for pipelined operation of the LPM_DECODE. If a lpm_pipeline other than 0 (default value) is specified, then the clock port must be connected.

Note 2: The CIkEn port provides a clock enable for pipelined operation.
Note 3: The pipelined initializes to undefined. The Aclr port may be used at any time to reset the pipeline to all 0's asynchronously to the clock.

### 1.2.8.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of input vector |
| LPM_Decodes | Required | $0<$ LPM Value $\leq 2^{\text {LPM_Width }}$ | Number of explicit decodes |
| LPM_Pipeline | Optional | LPM Value $\geq 0$ | Default is 0 - non-pipelined |

### 1.2.8.3 Functions

| Enable | Data vector | $\mathrm{Eq}_{\mathrm{i}}$ that is 1 (high) <br> all other $\mathrm{Eq}_{\mathrm{i}}=0$ (low) |
| :---: | ---: | :---: |
| L | X | NONE |
| H | $0000 \ldots 000$ | $\mathrm{Eq}_{0}$ |
| H | $0000 \ldots 001$ | $\mathrm{Eq}_{1}$ |
| $\ldots$ | $\ldots$ | $\ldots$ |
| H | $000 \ldots 0101$ | $\mathrm{Eq}_{5}$ |
| $\ldots$ | $\ldots$ | $\ldots$ |
| H | Data $=$ LPM_Decodes -1 | $\mathrm{Eq}_{(\text {LPM_Decodes-1) }}$ |
| H | Data $=$ LPM_Decodes | NONE |
| H | Data $>$ LPM_Decodes | NONE |

Note 1: If Data = i and $\mathrm{Eq}_{\mathrm{i}}$ is not connected or does not appear in the symbol then all outputs will be low.

### 1.2.9 LPM_CLSHIFT

Combinatorial Logic shifter. Barrel Shifter.


### 1.2.9.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data to be shifted. | Vector, LPM_Width wide |
| Distance | I | Required | Number of positions to shift <br> Data. | Vector, LPM_WidthDist <br> wide |
| Direction | I | Optional | Direction of shift. <br> Low = Left (toward MSB) <br> High = Right (toward LSB) | Default value is 0 (Low) = <br> Left (toward the MSB) |
| Result | O | Required | Shifted Data | Vector, LPM_Width wide |
| Overflow | O | Optional Logical or Arithmetic Overflow | Note 1 |  |
| Underflow | O | Optional Logical or Arithmetic Underflow | Note 1 |  |

Note 1: If the LPM_ShiftType is ROTATE and Overflow or Underflow are connected, the output of those ports will be undefined.

### 1.2.9.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input vector |
| LPM_WidthDist | Optional | LPM Value >0 | Width of the Distance Port <br> Note 1 |
| LPM_ShiftType | Optional | LOGICAL $\mid$ ROTATE <br> ARITHMETIC | Default is LOGICAL <br> Note 2 |

Note 1: LPM_WidthDist specifies the width of the Distance port. The values on the
Distance port would normally range from 0 which would mean "no shift" to (LPM_Width-1) which would be the maximum meaningful shift. The typical value assigned to LPM_WidthDist would be "the smallest integer not less than $\log _{2}$ (LPM_Width)" or $\left\lceil\log _{2}\right.$ LPM_Width $\rceil$. Any value on the Distance port greater than LPM_Width-1 results in an UNDEFINED output.

Note 2: The sign bit is extended for ARITHMETIC. For a LOGICAL right shift 0's are always shifted into the MSB.

### 1.2.9.3 Functions

The LPM_CLSHIFT module acts like a barrel-shifter. It is entirely combinational logic.
Overflow occurs when the shifted result exceeds the precision of the Result bus. For LOGICAL values, overflow occurs when all ones have been shifted out. For ARITHMETIC value, overflow occurs a significant digit is shifted into or past the sign bit.

Underflow occurs when the shifted result contains no significant digits.

| LPM_ShiftType | Direction | Function |
| :---: | :---: | :---: |
| LOGICAL | $0=$ Left | Result = Data << Distance |
| LOGICAL | 1 = Right | Result $=$ Data >> Distance |
| ROTATE | $0=$ Left | Result $_{\mathrm{i}}=$ Data $_{\mathrm{x}}$ where x is $(($ Distance +i$) \bmod$ LPM_Width) |
| ROTATE | 1 = Right | Result $_{\mathrm{i}}=$ Data $_{\mathrm{x}}$ where x is ((Distance - i$)$ mod LPM_Width) |
| ARITHMETIC | $0=$ Left | Result $=$ DATA * $2^{\text {LPM_WidthDist }}$ |
| ARITHMETIC | 1 = Right | Result $=$ DATA $\div 2^{\text {LPM_WidthDist }}$ (integer divide) |

Values larger than (LPM_Width - 1) result in an UNDEFINED output.

### 1.3 ARITHMETIC COMPONENTS

### 1.3.1 LPM_ADD_SUB



### 1.3.1.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| DataA | I | Required | Augend/Minuend | Vector, LPM_Width wide |
| DataB | I | Required | Addend/Subtrahend | Vector, LPM_Width wide |
| Cin | I | Optional | Carry in to the low order bit <br> OP=ADD Low= 0 High $=+1$ <br> OP=SUB Low = -1 High $=0$ | If not connected, default value is <br> LOW. |
| Add_Sub | I | Optional | The Operation to be <br> performed <br> $=H:$ OP = ADD <br> =L: OP = SUB | Cannot be used it LPM_Direction <br> property is used. If not connected, <br> defaults value is ADD. |
| Result | O | Required | DataA $\pm$ DataB $\pm$ Cin | Vector, LPM_Width wide |
| Cout | O | Optional | Carry-out ( $\sim$ Borrow-in) of <br> Most Significant Bit (MSB) | Note 1 |


| Overflow | O | Optional | Result exceeds available precision. | Note 2 |
| :---: | :---: | :---: | :---: | :---: |
| Clock | I | Optional | Clock for pipelined usage | Note 3 |
| Clken | I | Optional | Clock enable for pipelined | Note 4 |
| Aclr | I | Optional | Asynchronous Clear | Note 5 |

Note 1: Cout has a physical interpretation as the carry-out (~borrow-in) of the most significant bit. Cout is most meaningful for detecting overflow in unsigned numbers. See Table 1 for the arithmetic interpretation of Cout $=1$.

Note 2: Overflow has a physical interpretation as the XOR (exclusive or) of the carry into the MSB with the carry out of the MSB. Overflow is only meaningful when the LPM_Representation is signed. It indicates that the Result has exceeded the available precision. See Table 2 for the arithmetic interpretation of Overflow $=1$.
Note 3: The Clock port provides for pipelined operation of the LPM_ADD_SUB. If a lpm_pipeline other than 0 (default value) is specified, then the clock port must be connected.

Note 4: The CIkEn port provides a clock enable for pipelined operation.
Note 5: The pipelined initializes to undefined. The Aclr port may be used at any time to reset the pipeline to all 0 's asynchronously to the clock

Table 1: Arithmetic interpretation of Cout $=1$

|  | OP = ADD | OP = SUB |
| :--- | :--- | :--- |
| Unsigned | (DataA + DataB + Cin) $>2^{\text {LPM_Width }}-1$ | Normal Subtract. However, if Cout $=0$, <br> then $($ DataA - DataB - Cin $<0$ |
| Signed | Normal result of adding two negative <br> numbers, or possible overflow. | Normal result when subtracting a <br> positive number from a negative <br> number, or possible overflow. |

Table 2: Arithmetic interpretation of Overflow $=1$

|  | OP=ADD | OP=SUB |
| :--- | :--- | :--- |
| Unsigned | Not meaningful | Not meaningful |
| Signed | (DataA + DataB + Cin) $>2^{\text {LPM_Width-1 }-1}$ <br> or <br> (DataA + DataB + Cin $)<-2^{\text {LPM_Width-1 }}$ | (DataA - DataB - Cin $)>2^{\text {LPM_Width- }}-1$ <br> or <br> (DataA - DataB - Cin $)<-2^{\text {LPM_Width-1 }}$ |

### 1.3.1.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value >0 | Width of DataA, DataB and Result |
| LPM_Direction | Optional | ADD $\mid$ SUB | Default is ADD. Add_Sub port may <br> not be used if this property is used. |
| LPM_Representation | Optional | UNSIGNED or <br> SIGNED | Default is SIGNED |
| LPM_Pipeline | Optional | LPM Value $\geq 0$ | Default is 0 - non-pipelined |

### 1.3.1.3 Functions

$$
\begin{gathered}
\text { Result }_{\mathbf{i}}={\text { DataA } \mathbf{A}_{\mathbf{i}} \wedge \operatorname{Data}_{\mathbf{i}} \wedge \mathbf{C i n}_{\mathbf{i}} \wedge(\sim \text { Add_Sub })}^{\text {Cout }=\text { carry out of the MSB }} \\
\text { Overflow }=\text { the XOR of the carry into the MSB and Cout }
\end{gathered}
$$

When Cout is prepended to the Result, the result is a vector that always has sufficient precision to represent the result of the operation.

$$
\{\text { Cout }, \text { Result }\}=\text { DataA }+ \text { Cin } \pm \text { DataB }
$$

### 1.3.2 LPM_COMPARE



### 1.3.2.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| DataA | I | Required | DataB is compared to this. | Vector, LPM_Width wide |
| DataB | I | Required | This is compared to DataA | Vector, LPM_Width wide |
| AGB | O | Note 1 | High (1) if DataA $>$ DataB |  |
| AGEB | O | Note 1 | High (1) if DataA $\geq$ DataB |  |
| AEB | O | Note 1 | High (1) if DataA $=$ DataB |  |
| ANEB | O | Note 1 | High (1) if DataA $\neq$ DataB |  |
| ALB | O | Note 1 | High (1) if DataA $<$ DataB |  |
| ALEB | O | Note 1 | High (1) if DataA $\leq$ DataB |  |
| Clock | I | Optional | Clock for pipelined usage | Note 2 |
| ClkEn | I | Optional | Clock enable for pipelined | Note 3 |
| Aclr | I | Optional | Asynchronous Clear | Note 4 |

Note 1: At least one of the 6 output ports must be connected.
Note 2: The Clock port provides for pipelined operation of the LPM_COMPARE. If a lpm_pipeline other than 0 (default value) is specified, then the Clock port must be connected.

Note 3: The CIkEn port provides a clock enable for pipelined operation.
Note 4: The pipelined initializes to undefined. The Aclr port may be used at any time to reset the pipeline to all 0 's asynchronously to the clock.
1.3.2.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>$ <br> 0 | Width of DataA and DataB |
| LPM_Representatio <br> n | Optional | UNSIGNED or <br> SIGNED | Default is UNSIGNED. |
| LPM_Pipeline | Optional | LPM Value $\geq 0$ | Default is 0 - non-pipelined |

### 1.3.2.3 Functions

Signed or unsigned comparison of the value represented by DataA versus the value represented by DataB. Note that:
AEB $=\sim$ ANEB
$\mathrm{ALB}=\sim \mathrm{AGEB}$
$\mathrm{AGB}=\sim \mathrm{ALEB}$

### 1.3.3 LPM_MULT


1.3.3.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| DataA | I | Required | Multiplicand | Vector, LPM_WidthA wide |
| DataB | I | Required | Multiplier | Vector, LPM_WidthB wide |
| Sum | I | Optional | Partial Sum | Vector, LPM_WidthS wide. Note 1 |
| Result | O | Required | Product | Vector, LPM_WidthP wide. Note 2 |
| Clock | I | Optional | Clock for pipelined usage | Note 3 |
| ClkEn | I | Optional | Clock enable for pipelined | Note 4 |
| Aclr | I | Optional | Asynchronous Clear | Note 5 |

Note 1: An extra bit should be reserved in the LPM_WidthS if a carry out is expected from addition of the Product and the Partial Sum. LPM_WidthS should be larger than LPM_WidthA plus LPM_WidthB to guarantee that the carry out will be represented in Result.

Note 2: The product is a vector, LPM_WidthP bits wide. If LPM_WidthP is less than the maximum of either LPM_WidthA plus LPM_WidthB or LPM_WidthS, then only the LPM_WidthP most significant bits are present. See 1.3.3.3.

Note 3: The Clock port provides for pipelined operation of the LPM_MULT. If a lpm_pipeline other then 0 (default value) is specified, then the clock port must be connected.

Note 4: The ClkEn port provides a clock enable for pipelined operation.
Note 5: The pipelined initializes to undefined. The Aclr port may be used at any time to reset the pipeline to all 0 's asynchronously to the clock.

### 1.3.3.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_WidthA | Required | LPM Value >0 | Width of DataA |
| LPM_WidthB | Required | LPM Value >0 | Width of DataB |
| LPM_WidthS | Optional | LPM Value >0 | Width of Sum. Required if the Sum <br> port is used. |
| LPM_WidthP | Required | LPM Value >0 | Width of Result. This represents <br> the LPM_WidthP most significant <br> bits. |
| LPM_Representatio <br> n | Optional | UNSIGNED or <br> SIGNED | Default is UNSIGNED. |
| LPM_Pipeline | Optional | LPM Value $\geq 0$ | Default is 0 - non-pipelined |

### 1.3.3.3 Function

$$
\text { Result }=(\text { DataA } * \text { DataB })+\text { Sum }
$$

The LSB of the product of DataA and DataB is aligned with the LSB of Sum.

### 1.3.3.4 Example



This diagram is for illustrative purposes only and is not intended to specify any implementation details.

|  |  |  |  |  |  | A3 | A2 | A1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | A0 |  |  |
|  |  |  | P 5 | P 4 | P 3 | P 2 | P 1 | B 1 |
| + | S 7 | S 6 | S 5 | S 4 | S 3 | S 2 | S 1 | P 0 |
| $=$ | X 7 | X 6 | X 5 | X 4 | X 3 | X 2 | X 1 | X 0 |
| $=$ | R 5 | R 4 | R 3 | R 2 | R 1 | R 0 |  |  |

The partial product is represented by P , and the full product by X . Both are internal only.

### 1.3.4 LPM_DIVDE

| Aclr |  |  |
| :---: | :---: | :---: |
| Numer ${ }_{0}$ | DIVIDE | Quotient ${ }_{0}$ |
| Numer ${ }_{1}$ |  |  |
|  |  | Quotient |
| $\underline{\text { Numer }_{\text {(LPM_WidhN-1) }}}$ |  |  |
| Denom $_{0}$ |  | Quotient $_{\text {(LPM_WidthN-1) }}$ |
| Denom $_{1}$ |  | Remain $_{0}$ |
| $\cdots$ |  | Remain $_{1}$ |
| Denom $_{\text {(PPM Widhb-1) }}$ |  | $\ldots$ |
|  |  | $\operatorname{Remain~}_{(\text {LPM_WidhN-1) }}$ |
| Clock |  |  |
| ClkEn |  |  |
|  |  |  |

### 1.3.4.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Numer | I | Required | Numerator | Vector, LPM_WidthN wide |
| Denom | I | Required | Denominator | Vector, LPM_WidthD wide. <br> Note 1 |
| Clock | I | Optional | Clock for pipelined usage | Note 2 |
| ClkEn | I | Optional | Clock enable for pipelined | Note 3 |
| Aclr | I | Optional | Asynchronous Clear | Note 4 |
| Quotient | O | Note 5 | Quotient | Vector, LPM_WidthN wide |
| Remain | O | Note 5 | Remainder | Vector, LPM_WidthD wide |

Note 1: The Quotient and Remain will be UNDEFINED if Denom value is 0 .
Note 2: The Clock port provides for pipelined operation of the LPM_DIVIDE. If a lpm_pipeline other than 0 (default value) is specified, then the clock port must be connected.

Note 3: The CIkEn port provides a clock enable for pipelined operation.
Note 4: The pipeline initializes to undefined. The Aclr port may be used at any time to reset the pipeline to all 0's asynchronously to the clock.

Note 5: At lease one of Quotient and Remain ports must be used.

### 1.3.4.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_WidthN | Required | LPM Value > 0 | Width of Numer |
| LPM_WidthD | Required | LPM Value > 0 | Width of Denom |
| LPM_NRepresentation | Optional | UNSIGNED or <br> SIGNED | Default is UNSIGNED. |
| LPM_DRepresentation | Optional | UNSIGNED or <br> SIGNED | Default is UNSIGNED. |
| LPM_Pipeline | Optional | LPM Value $\geq 0$ | Default is 0 - non-pipelined |

### 1.3.4.3 Function

## Quotient $=$ Numerator $/$ Denominator

Numerator $=$ Quotient * Denominator + Remainder

### 1.3.4.4 Examples:

| Numerator | Denominator | Quotient | Remainder |
| :---: | :---: | :---: | :---: |
| +7 | +3 | +2 | +1 |
| -1 | +3 | -1 | +2 |
| -4 | +3 | -2 | +2 |
| -7 | +3 | -3 | +2 |
| +7 | -3 | -2 | +1 |
| +4 | -3 | -1 | +1 |
| -4 | -3 | +2 | +2 |
| -7 | -3 | +3 | +2 |

In all cases, Remainder is always positive, while Quotient can be negative.

### 1.3.4.5 Example



This diagram is for illustrative purposes only and is not intended to specify any implementation details.


The quotient is represented by Q , and the remainder is represented by R .

### 1.3.5 LPM_ABS



### 1.3.5.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Vector represents SIGNED number | Vector, LPM_Width wide |
| Result | O | Required | Absolute Value of Data | Vector, LPM_Width wide. |
| Overflow | O | Optional | High (1) if Data $=-2^{\text {LPM_Width-1 }}$ | Note 1 |

Note 1: Two's complement allows one more negative number than positive. The overflow port detects that singular instance and goes high to indicate that no positive equivalent exists.

### 1.3.5.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 1 | Width of input and output vectors |

### 1.3.5.3 Function

if Data $=-2^{\text {LPM_Width- }}$, then Overflow $=1$, Result $=$ UNDEFINED
else if Data $<0$, then Result $=(0-$ Data $)$
else Result = Data

Data must always represent a SIGNED number and may be positive or negative. Result will always be positive.

### 1.3.6 LPM_COUNTER



### 1.3.6.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Optional | Parallel Data load for the counter | Vector, LPM_Width wide <br> Uses Aload and/or Sload |
| Clock | I | Required | Positive Edge Triggered |  |
| Clk_En | I | Optional | Enable all synchronous activities | Default is enabled (1) |
| Cnt_En | I | Optional | Disables count when low (0) <br> (without affecting Sload, Sset, <br> Sclr) | Default is enabled (1) |
| Cin | I | Optional | Carry in | Controls direction of count <br> High = 1 = count up <br> Low = 0 = count down |
| UpDown | I | Note | Default is Up (1) |  |
| Cout | O | Optional | Carry out port | Note 3 |
| Q | O | Note 2 | Count output. | Vead the counter with Data on the <br> next clock. |
| Sload | I | Optiona 4 LPM_Width wide |  |  |
| Sset | I | Optional | Set counter value to all 1's or to <br> the value of LPM_Svalue, if <br> present | Note 5, Note 6 |
| Sclr | I | Optional | Clear the counter (set to all 0's) | Note 6 |
| Aload | I | Optional | Load the counter with Data. | Note 4 |


| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Aset | I | OptionalSet counter value to all 1's or to <br> the value of LPM_Avalue, if <br> present. | Note 5, Note 6 |  |
| Aclr | I | Optional | Clear the counter (set to all 0's) | Note 6 |

Note 1: If the LPM_Direction property is used, then the UpDown port cannot be connected. If the LPM_Direction property is not used, then the UpDown port is optional.

Note 2: Either $\mathbf{Q}$ or Cout ports must be connected.
Note 3: Since the counter goes through $\mathbf{C}$ counts where $0 \leq \mathbf{C}<$ Modulus. Modulus is either the value specified by LPM_Modulus if present, or $2^{\text {LPM_Width }}$. The Cout ports are optional and generally will be LPM_Modulus-1 which is the terminal count.

Note 4: If Aload and/or Sload are used, then the Data port must be connected.
Note 5: Sset and Aset will set the count to the value of LPM_Svalue or LPM_Avalue respectively, if those values are present. If no LPM_Svalue is specified, then Sset will set the count to all ones, likewise Aset.

Note 6: For outputs such as $\mathbf{Q}$ and Cout on the LPM_COUNTER, Aset, Aclr, Sset and Sclr affect the output before polarity is applied.

### 1.3.6.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output vectors. If <br> no output vectors are specified, then <br> this is the number of bits in the count. |
| LPM_Modulus | Optional | LPM Value > 0 | The maximum count. plus one |
| LPM_Direction | Optional | UP $\mid$ DOWN | Note 1 |
| LPM_Avalue | Optional | LPM Value | Loaded when Aset is active (1) Note 2 |
| LPM_Svalue | Optional | LPM Value | Loaded when Sset is active (1) Note 2 |
| LPM_Pvalue | Optional | LPM Value | Loaded at power on. Note 2 |

Note 1: If the LPM_Direction property is used, then the UpDown port cannot be connected. This property allows implementation of a Down counter as the default when the UpDown port is not connected.

Note 2: If the value specified is larger than the Modulus, then the behavior of the counter is UNDEFINED. The Modulus is the LPM_Modulus, if present, or else $2^{\text {LPM_Width }}$. The LPM_Counter defaults to an unsigned binary counter. The LPM_Hint property can be used to suggest an implementation style other than unsigned binary.

It is suggested, but not required, that all of the following styles be supported in the fitting tool and in simulation.

Unsigned binary
standard Gray Code

Signed Binary
Johnson

BCD
LFSR

### 1.3.6.3 Functions

| Aclr <br> Aset <br> Aload | Sclr <br> Sset <br> Sload | Clock | Cnt_En | Clk_En | Up- <br> Down | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| H | L | X | X | X | X | Asynchronous value. <br> Note 1 |
| L | H | $\uparrow$ | X | H | X | Synchronous value <br> Note 2 |
| L | H | $\uparrow$ | X | L | X | No change |
| H | H | X | X | X | X | UNDEFINED |
| L | L | $\uparrow$ | H | L | X | No change |
| L | L | $\uparrow$ | H | H | H | Previous output + 1 |
| L | L | $\uparrow$ | H | H | L | Previous output -1 |
| L | L | $\uparrow$ | H | H | U | Note 3 |

Note 1: The asynchronous value is determined by which asynchronous port is high:
Aclr, Aset or Aload. If Aclr and Aset are both high, then the output is UNDEFINED.
Aclr or Aset takes priority over Aload. Asynchronous controls have priority over synchronous controls. If the LPM_Avalue property is defined, then the Aset port, when active, will set the count to the value of the LPM_Avalue..

Note 2: The synchronous value is determined by which synchronous port is high: Sclr, Sset or Sload. If more then one synchronous port is high, then Sclr takes priority over Sset which takes priority over Sload. Asynchronous controls have priority over synchronous controls. If the LPM_Svalue property is defined, then the Sset port, when active, will set the count to the value of the LPM_Svalue..

Note 3: If the UpDown port is not connected, then the LPM_Direction property, if present, will determine the direction of the count. The LPM_Direction property defaults to UP. The UpDown and the LPM_Direction property are mutually exclusive; if one is used, then using the other is an ERROR.

### 1.4 STORAGE COMPONENTS

### 1.4.1 LPM_LATCH

D-Type Latch.


### 1.4.1.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Optional | Data Input to D-Type Latches | Vector, LPM_Width wide <br> Note 1 |
| Gate | I | Required | Latch enable input <br> High (1) = flow through <br> Low (0) = latch |  |
| Q | O | Required | Data output from D-type latches | Vector, LPM_Width wide |
| Aset | I | Optional | Set latch value to all 1's or to the <br> value of LPM_Avalue, if present. | Note 2, Note 3 |
| Aclr | I | Optional | Clear the latch (set to all 0's) | Note 3 |

Note 1: If the Data input is not used, then either Aset or Aclr must be used.
Note 2: Aset will set the count to the value of LPM_Avalue, if that value is present. If no LPM_Avalue is specified, then Aset will set the count to all ones.

Note 3: Aset and Aclr affect the output $\left(\mathbf{Q}_{\mathbf{i}}\right)$ values before the application of polarity to the ports.

### 1.4.1.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value >0 | Width of input and output vectors |
| LPM_Avalu <br> e | Optional | LPM Value | Value loaded by Aset |
| LPM_Pvalue | Optional | LPM Value | Value loaded at power-on |

### 1.4.1.3 Functions

| Aclr <br> Aset | Gate | Output |
| :---: | :---: | :--- |
| H | X | Asynchronous value. <br> Note 1 |
| L | L | Latch holds current value (latched) |
| L | H | Latch is transparent (flow-through) |

Note 1: The asynchronous value is determined by which asynchronous port is high: Aclr or Aset. If both asynchronous ports are high, then the output is UNDEFINED. If the LPM_Avalue property is defined, then the Aset port, when active, will set the count to the value of the LPM_Avalue.

### 1.4.2 LPM_FF

Flip-flop: D type or Toggle


### 1.4.2.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Data | I | Required | TFF: Toggle enable <br> DFF: Data input <br> Data input during Aload or Sload | Vector, LPM_Width wide |
| Clock | I | Required | Positive Edge Triggered |  |
| Enable | I | Optional | Enable all synchronous activities | Default is enabled (1) |
| Q | O | Required | Output of Flip-flops | Vector, LPM_Width wide |
| Sload | I | Note 1 | TFF only: Load the Flip-flops with Data on the next clock. | Note 2, Note 4 |
| Sset | I | Optional | Set Flip-flops to all 1's or to the value of LPM_Svalue, if present | Note 3, Note 4 |
| Sclr | I | Optional | Clear the Flip-flops (set to all 0's) | Note 4 |
| Aload | I | Note 1 | TFF only: Load the Flip-flops with Data. | Note 4 |
| Aset | I | Optional | Set Flip-flops to all 1's or to the value of LPM_Avalue, if present. | Note 3, Note 4 |
| Aclr | I | Optional | Clear the Flip-flops (set to all 0's) | Note 4 |

Note 1: Aload and Sload are only applicable when LPM _FFType is TFF. If the LPM_FFType is DFF and these ports are connected, it is an ERROR.

Note 2: Synchronous load of LPM_TFF. For load operation Sload must be high (1) and
Enable (the clock enable) must be High or unconnected.

Note 3: Sset and Aset will set the Flip-flops to the value of LPM_Svalue or
LPM_Avalue repectively, if those values are present. If no LPM_Svalue is specified, then Sset will set the Flip-flops to all ones, likewise Aset.

Note 4: For outputs such as $\mathbf{Q}_{\mathbf{i}}$ on the LPM_FF, Aload, Aset, Aclr, Sload, Sset and Sclr affect the output before polarity is applied.

### 1.4.2.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output vectors |
| LPM_Avalue | Optional | LPM Value | Value loaded by Aset |
| LPM_Svalue | Optional | LPM Value | Value loaded by Sset |
| LPM_Pvalue | Optional | LPM Value | Value loaded at power-on |
| LPM_FFType | Optional | DFF \| TFF | Default is DFF |

### 1.4.2.3 Functions

| Aclr <br> Aset <br> Aload | Sclr <br> Sset <br> Sload | Clock | Enable | Output |
| :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | Asynchronous value. <br> Note 1 |
| L | H | $\uparrow$ | H | Synchronous value <br> Note 2 |
| L | H | $\uparrow$ | L | No change |
| L | L | $\uparrow$ | L | No change (clock not enabled) |
| L | L | $\uparrow$ | H | TFF: FF $_{\mathrm{i}}$ is toggled if Data <br> i |
| DFF: Data high (1). |  |  |  |  |

Note 1: The asynchronous value is determined by which asynchronous port is high:
Aclr, Aset or Aload. If Aclr and Aset are both high, then the output is UNDEFINED.
Aclr or Aset takes priority over Aload. Asynchronous controls have priority over synchronous controls. If the LPM_Avalue property is defined, then the Aset port, when active, will set the FFs to the value of the LPM_Avalue. Aload is not permitted when the LPM_FFType is DFF.

Note 2: The synchronous value is determined by which synchronous port is high: Sclr, Sset or Sload. If more then one synchronous port is high, then Sclr takes priority over Sset which takes priority over Sload. Asynchronous controls have priority over synchronous controls. If the LPM_Svalue property is defined, then the Sset port, when active, will set the FFs to the value of the LPM_Svalue. Sload is not permitted when the LPM_FFType is DFF.

### 1.4.3 LPM_SHIFTREG

Universal Shift Register


### 1.4.3.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Note 1 | Data for parallel load of shift <br> register | Vector, LPM_Width wide |
| Clock | I | Required | Clock, positive edge triggered |  |
| Enable | I | Optional | Clock enable input | Default is enabled (High) |
| ShiftIn | I | Note 1 | Input for serial data during shift |  |
| Load | I | Optional | High (1): Load operation <br> Low (0): Shift operation | Default is low (0) - shift <br> operation. Note 2. |
| Q | O | Note 3 | Output for parallel data | Vector, LPM_Width wide |
| ShiftOut | O | Note 3 | Output for serial data during shift |  |
| Aset | I | Note 1 | Set register value to all 1's or to <br> the value of LPM_Avalue, if <br> present. | Note 4, Note 5 |
| Aclr | I | Note 1 | Clear the register (set to all 0's) | Note 5 |
| Sset | I | Note 1 | Set register value to all 1's or to <br> the value of LPM_Svalue, if <br> present | Note 4, Note 5 |
| Sclr | I | Note 1 | Clear the register (set to all 0's) | Note 5 |

Note 1: At least one of Data, Aset, Aclr, Sset, Sclr and/or ShiftIn must be used.
Note 2: Synchronous parallel load. For parallel load operation Load must be high (1) and Enable (the clock enable) must be High or unconnected.

Note 3: Either ShiftOut or $\mathbf{Q}$ or both must be used.
Note 4: Sset and Aset will set the count to the value of LPM_Svalue or LPM_Avalue respectively, if those values are present. If no LPM_Svalue is specified, then Sset will set the count to all ones, likewise Aset.

Note 5: Sset, Sclr, Aset and Aclr affect the output $\left(\mathbf{Q}_{\mathbf{i}}\right)$ values before the application of polarity to the ports.

### 1.4.3.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value >0 | Width of input and output <br> vectors |
| LPM_Avalue | Optional | LPM Value | Value loaded by Aset |
| LPM_Svalue | Optional | LPM Value | Value loaded by Sset |
| LPM_Pvalue | Optional | LPM Value | Value loaded at power-on |
| LPM_Direction | Optional | LEFT\|RIGHT | Default is LEFT. Note 1. |

Note 1: A left shift implies that the data is being shifted into the LSB and out the MSB.
The LSB gets the value on the ShiftIn port. The ShiftOut port is always equal to $\mathbf{Q L P M}_{\text {LWidth-1 }}$.

### 1.4.3.3 Functions

| Aclr <br> Aset | Sclr <br> Sset | Clock | Enable | Load | Output |
| :---: | :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | X | Asynchronous value. <br> Note 1 |
| L | H | $\uparrow$ | H | X | Synchronous value <br> Note 2 |
| L | H | $\uparrow$ | L | X | No change (clock not enabled) |
| L | L | $\uparrow$ | L | X | No change (clock not enabled) |
| L | L | $\uparrow$ | H | L | Parallel load Register from Data |
| L | L | $\uparrow$ | H | H | $\mathrm{Q}_{\mathrm{i}}$ is shifted into $\mathrm{Q}_{\mathrm{i}+1}$ <br> ShiftIn is loaded into $\mathrm{Q}_{0}$ |

Note 1: The asynchronous value is determined by which asynchronous port is high: Aclr or Aset. If Aclr and Aset are both high, then the output is UNDEFINED. Asynchronous controls have priority over synchronous controls. If the LPM_Avalue property is defined, then the Aset port, when active, will set the FFs to the value of the LPM_Avalue.

Note 2: The synchronous value is determined by which synchronous port is high: Sclr or Sset. If more then one synchronous port is high, then Sclr takes priority over Sset. Asynchronous controls have priority over synchronous controls. If the LPM_Svalue property is defined, then the Sset port, when active, will set the $\mathbf{Q}$ to the value of the LPM_Svalue.

### 1.4.4 LPM_RAM_DQ

Memory with separate input and output ports.

1.4.4.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data input to memory | Vector, LPM_Width wide |
| Address | I | Required | Address of memory location | Vector, LPM_WidthAd <br> wide |
| Q | O | Required | Output of memory | Vector, LPM_Width wide |
| InClock | I | Optional | Clock for read operation | Note 1 |
| OutClock | I | Optional | Clock for write operation | Note 2 |
| WE | I | Required | Write enable control. Enables <br> write to the memory when high <br> (1). | Note 3 |

Note 1: If the InClock port is used, then the WE port acts as an enable for write operations synchronized to the positive going edge of the signal on the InClock port. If the InClock ports is not used, then the WE port acts as an enable for write operations asynchronously.

Note 2: The addressed memory content $\rightarrow \mathbf{Q}$ response is synchronous when the OutClock port is connected. and asynchronous when it is not connected.

Note 3: If only WE is used, the data on the Address port should not change while WE is active (high, 1). If the data on the Address port changes while WE is high (1), then all memory locations that are addressed are over-written with Data.

### 1.4.4.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output vectors. |
| LPM_WidthAd | Required | LPM Value >0 | Width of Address Port. Note 1. |
| LPM_NumWords | Optional | LPM Value > 0 | Number of words stored in Memory. <br> Note 2. |
| LPM_InData | Optional | REGISTERED <br> UNREGISTERED | Indicates if Data port is registered. <br> Default is REGISTERED |
| LPM_Address_Control | Optional | REGISTERED <br> UNREGISTERED | Indicates if Address and WE ports are <br> registered. Default is REGISTERED |
| LPM_OutData | Optional | REGISTERED <br> UNREGISTERED | Indicates if Q port is registered. <br> Default is REGISTERED |
| LPM_File | Optional | File Name | File for RAM initialization. |

Note 1: The LPM_WidthAd should be (but is not required to be) equal to:
$\left\lceil\log _{2}(\right.$ LPM_NumWords $\left.)\right\rceil$. If LPM_WidthAd is too small, some memory locations will not be addressable. If it is too big, then the addresses that are too high will return UNDEFINED.
Note 2: If LPM_NumWords is not used, then it defaults to $2^{\text {LPM_WidthAd }}$. In general, this value should be (but is not required to be): $2^{\text {LPM_WidthAd- }}<$ LPM_NumWords $^{\leq} 2^{\text {LPM_WidthAd }}$.

### 1.4.4.3 Functions

Random Access Memory. This module can represent asynchronous memory or memory with synchronous inputs and/or outputs.

### 1.4.4.3.1 Synchronous Memory Operations

| Synchro <br> nous <br> Write to <br> memoryI <br> nClock | WE | Memory Contents |
| :---: | :--- | :--- |
| X | L | No change |
| not $\uparrow$ | H | No change (requires positive going clock edge) |
| $\uparrow$ | H | The memory location pointed to by Address is loaded with Data. <br> Controlled by WE. |

Synchronous Read from memory

| OutClock | Output |
| :---: | :--- |
| not $\uparrow$ | No Change |
| $\uparrow$ | The output register is loaded with the contents of the memory location pointed <br> to by Address. $\mathbf{Q}$ outputs the contents of the output register. Note 1 |

Note 1: WE does not act as a clock enable for the output clock.

### 1.4.4.3.2 Asynchronous Memory Operations

Totally asynchronous memory operations occur when neither InClock nor OutClock is connected.

| WE | Memory Contents |
| :---: | :--- |
| L | No change |
| H | The memory location pointed to by Address is loaded with Data. <br> Controlled by WE. |

The output $\mathbf{Q}$ is asynchronous and reflects the data in the memory to which Address points.

### 1.4.5 LPM_RAM_DP

Dual-Port Random Access Memory


### 1.4.5.1 Ports

| Port Name | Typ <br> e | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data input to memory | Vector, LPM_Width wide |
| RdAddress | I | Required | Read address of memory location | Vector, LPM_WidthAd wide |
| WrAddress | I | Required | Write address of memory location | Vector, LPM_WidthAd wide |
| RdClock | I | Optional | Clock for read operation | Note 1 |
| WrClock | I | Optional | Clock for write operation | Note 2 |
| RdClken | I | Optional | Read Clock enable control | Used with all registers <br> clocked by RdClock. |
| WrClken | I | Optional | Write Clock enable control | Used with all registers <br> clocked by WrClock. Note 3 |
| RdEn | I | Optional | Read enable control | Note 4 |
| WrEn | I | Required | Write enable control | Note 5 |
| Q | O | Required | Output of memory | Vector, LPM_Width wide |

Note 1: If the RdClock port is used, it acts as the clock for read operation and functions as the clock signal to any registers present on the RdAddress, RdEn and $\mathbf{Q}$ ports.

Note 2: If the WrClock port is used, it acts as the clock for write operation and functions as the clock signal to any registers present on the WrAddress, WrEn and Data ports. For single-clock synchronous design, user can tie RdClock and WrClock together.

Note 3: For single-clock synchronous design, user can tie RdClken and WrCIken together

Note 4: If the RdClock port is used, then the RdEn port acts as an enable for read operations synchronized to the positive going edge of the signal on the RdClock port. If the RdClock port is not used, then the RdEn port acts as an enable for read operations asynchronously.

Note 5: If the WrEn port is registered, then writing of the data to the addressed is synchronous to the positive going edge of the signal on WrClock when WrEn is active. If the WrEn port is not registered, then the WrEn port acts as an enable for write operations asynchronously.

### 1.4.5.2 Functional diagram



The functional diagram helps to picture the relational between ports and functions.

### 1.4.5.3 Properties

| Property | Usage | Value | Comments |
| :--- | :--- | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output vectors. |
| LPM_WidthAd | Required | LPM Value >0 | Width of Address Port. Note 1. |
| LPM_NumWords | Optional | LPM Value > 0 | Number of words stored in Memory. <br> Note 2. |
| LPM_InData | Optional | REGISTERED \| <br> UNREGISTERED | Indicates if Data port is registered. <br> Default is REGISTERED |
| LPM_OutData | Optional | REGISTERED \| <br> UNREGISTERED | Indicates if Q port is registered. <br> Default is REGISTERED |
| LPM_RdAddress_Contr <br> ol | Optional | REGISTERED \| <br> UNREGISTERED | Indicates if RdAddress and RdEn <br> ports are registered. Default is <br> REGISTERED |
| LPM_WrAddress_Contr <br> ol | Optional | REGISTERED <br> UNREGISTERED | Indicates if WrAddress and WrEn <br> ports are registered. Default is <br> REGISTERED |
| LPM_File | Optional | File Name | File for RAM initialization. |

Note 1: The LPM_WidthAd should be (but is not required to be) equal to:
$\left\lceil\log _{2}\right.$ (LPM_NumWords) . If LPM_WidthAd is too small, some memory locations will not be addressable. If it is too big, then the addresses that are too high will return UNDEFINED.

Note 2: If LPM_NumWords is not used, then it defaults to $2^{\text {LPM_WidthAd }}$. In general, this value should be (but is not required to be): $2^{\text {LPM_WidthAd-1 }}<$ LPM_NumWords $\leq$ $2^{\text {LPM_WidthAd }}$.

### 1.4.5.4 Functions

Random Access Memory. This module can represent asynchronous memory or memory with synchronous inputs and/or outputs.

### 1.4.5.4.1 Synchronous Memory Operations

Synchronous Write to memory (all inputs registered)

| WrClock | WrClken | WrEn | Memory Contents |
| :---: | :---: | :---: | :--- |
| X | L | L | No change |
| not $\uparrow$ | H | H | No change |
| $\uparrow$ | L | X | No change |
| $\uparrow$ | H | H | The memory location pointed to by WrAddress is loaded with <br> Data. |

### 1.4.5.4.2 Synchronous Read from memory

| RdClock | RdClken | RdEn | Output |
| :---: | :---: | :---: | :--- |
| X | L | L | No Change |
| not $\uparrow$ | H | H | No Change |
| $\uparrow$ | L | X | No Change |
| $\uparrow$ | H | H | Q outputs the contents of the memory location. |

### 1.4.5.4.3 Asynchronous Memory Operations

Totally asynchronous memory operations occur when neither RdClock nor WrClock is connected.

| WrEn | Memory Contents |
| :---: | :--- |
| L | No change |
| H | The memory location pointed to by WrAddress is loaded with <br> Data. Controlled by WrEn. |

The output $\mathbf{Q}$ is asynchronous and reflects the data in the memory to which RdAddress points.

### 1.4.6 LPM_RAM_IO

Memory with a single I/O port.


### 1.4.6.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Address | I | Required | Address of memory location | Vector, LPM_WidthAd <br> wide |
| InClock | I | Note 1 | Synchronous load of memory |  |
| OutClock | I | Note 2 | Synchronous Q outputs from <br> memory. |  |
| MemEnab | I | Optional | Memory Output Tristate Enable | Note 3 |
| OutEnab | I | Optional | High (1): DIO $\leftarrow$ Memory[Address] <br> Low (0): Memory[Address] $\leftarrow$ DIO | Note 4 |
| WE | I | Required | Write enable control. Enables <br> write to the memory when high <br> (1). | Note 5 |
| DIO | I/O | Required | bi-directional Data port | Vector, LPM_Width wide |

Note 1: If the InClock port is used, then the WE port acts as an enable for write operations synchronized to the positive going edge of the signal on the InClock port. If the InClock ports is not used, then the WE port acts as an enable for write operations asynchronously.

Note 2: The addressed memory content $\rightarrow \mathbf{Q}$ response is synchronous when the OutClock port is connected. and asynchronous when it is not connected.

Note 3: When low, the memory is inactive and the outputs are Hi-Z. This also disables the ability to write to memory.

Note 4: Same as ~WE. Only one of OutEnab or WE should be used.
Note 5: Same as ~OutEnab. Only one of WE or OutEnab should be used. If no clock ports are used, when WE is active (high, 1) the data on the Address port should not change. If the data on the Address port changes while WE is high (1), then all memory locations that are addressed are over-written with Data.

### 1.4.6.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output <br> vectors. |
| LPM_WidthAd | Required | LPM Value > 0 | Width of Address Port. Note 1. |
| LPM_NumWords | Optional | LPM Value > 0 | Number of words stored in <br> Memory. Note 2. |
| LPM_InData | Optional | REGISTERED <br> UNREGISTERED | Indicates if Data port is <br> registered. Default is <br> REGISTERED |
| LPM_Address_Control | Optional | REGISTERED <br> UNREGISTERED | Indicates if Address, MemEnab <br> and WE ports are registered. <br> Default is REGISTERED |
| LPM_OutData | Optional | REGISTERED <br> UNREGISTERED | Indicates if Q port is registered. <br> Default is REGISTERED |
| LPM_File | Optional | File Name | File for RAM initialization. |

Note 1: The LPM_WidthAd should be (but is not required to be) equal to:
$\left\lceil\log _{2}\right.$ (LPM_NumWords) . If LPM_WidthAd is too small, some memory locations will not be addressable. If is too big, then the addresses that are too high will return UNDEFINED.

Note 2: If LPM_NumWords is not used, then it defaults to $2^{\text {LPM_WidthAd }}$. In general, this value should be (but is not required to be): $2^{\text {LPM_WidthAd-1 }}<$ LPM_NumWords $\leq^{\text {L }}$ $2^{\text {LPM_WidthAd }}$.

### 1.4.6.3 Functions

Random Access Memory. This module can represent asynchronous memory or memory with synchronous inputs and/or outputs.

### 1.4.6.3.1 Synchronous Memory Operations

Synchronous Write to memory

| InClock | Mem- <br> Enab | WE or <br> $\sim$ OutEnab | Memory contents |
| :---: | :---: | :---: | :--- |
| X | L | X | Hi-Z (memory not enabled) |
| $\uparrow$ | H | L | No change (no write enable) |
| not $\uparrow$ | H | H | No change (requires positive going clock edge) |
| $\uparrow$ | H | H | Memory[Address] $\leftarrow$ DIO controlled by WE |

Synchronous Read from memory

| OutClock | Mem- <br> Enab | Out-Enab <br> or $\sim \mathrm{WE}$ | Output (Note 1) |
| :---: | :---: | :---: | :--- |
| X | L | X | Hi-Z (memory not enabled) |
| $\uparrow$ | H | L | DIO acts as an input to the LPM_RAM_IO. |
| $\uparrow$ | H | H | The output register is loaded with the contents of <br> the memory location pointed to by Address. DIO <br> outputs the contents of the output register. Note 1 |
| not $\uparrow$ | H | H | No change. DIO is held constant until next clock. <br> Data will change on next OutClock. |

Note 1: WE does not act as a clock enable for the output clock.

### 1.4.6.3.2 Asynchronous Memory Operations

Totally asynchronous memory operations occur when neither InClock nor OutClock is connected.

| Mem- <br> Enab | WE or <br> $\sim$ OutEnab | Memory Contents (Note 1) |
| :---: | :---: | :--- |
| L | X | Hi-Z (memory not enabled) |
| H | L | No change (No Write Enable) |
| H | H | The memory location pointed to by Address is loaded <br> with Data on DIO. Note 2 |

Note 1: When neither InClock nor OutClock is connected, the output DIO is asynchronous and reflects the data in the memory to which Address points when DIO is acting as an output.

Note 2: The data on the Address port should not change while WE is high (OutEnab is low). If the data on the Address port changes while WE is high (OutEnab is low), then all memory locations that are addressed are over-written with DIO.

### 1.4.7 LPM_ROM

Read only memory


### 1.4.7.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Address | I | Required | Address of memory location | Vector, LPM_WidthAd wide |
| InClock | I | Note 1 | Synchronous Address |  |
| OutClock | I | Note 2 | Synchronous $\mathbf{Q}$ outputs from <br> memory. |  |
| MemEnab | I | Optional | Memory enable control. | Low: $\mathbf{Q}$ output is Hi-Z <br> High: $\mathbf{Q}$ is Memory[Address] |
| Q | O | Required | Output of memory | Vector, LPM_Width wide |

Note 1: The Address is synchronous(registered) when the InClock port is connected. and asynchronous(registered) when it is not connected

Note 2: The addressed memory content $\rightarrow \mathbf{Q}$ response is synchronous when the
OutClock port is connected. and asynchronous when it is not connected.
1.4.7.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output vectors. |
| LPM_WidthAd | Required | LPM Value >0 | Width of Address Port. Note 1. |
| LPM_NumWords | Optional | LPM Value >0 | Number of words stored in Memory. <br> Note 2. |
| LPM_Address_Contr <br> ol | Optional | REGISTERED <br> UNREGISTERED | Indicates if Addres port is <br> registered. Default is REGISTERED |
| LPM_OutData | Optional | REGISTERED \| <br> UNREGISTERED | Indicates if Q is registered. Default <br> is REGISTERED |
| LPM_File | Required | File Name | File for ROM initialization. |

Note 1: The LPM_WidthAd should be (but is not required to be) equal to:
$\left\lceil\log _{2}\right.$ (LPM_NumWords) . If LPM_WidthAd is too small, some memory locations will not be addressable. If is too big, then the addresses that are too high will return UNDEFINED.

Note 2: If LPM_NumWords is not used, then it defaults to $2^{\text {LPM_WidthAd }}$. In general, this value should be (but is not required to be): $2^{\text {LPM_WidthAd-1 }}<$ LPM_NumWords $\leq^{\text {L }}$ $2^{\text {LPM_WidthAd }}$.

### 1.4.7.3 Functions

Read Only Memory. This module can represent asynchronous memory or memory with synchronous outputs.

### 1.4.7.3.1 Synchronous Memory Operations

Synchronous memory

| OutClock | MemEnab | Output |
| :---: | :---: | :--- |
| X | L | $\mathbf{Q}$ output is Hi-Z |
| not $\uparrow$ | H | No Change in output |
| $\uparrow$ | H | The output register is loaded with the contents of the memory <br> location pointed to by Address. $\mathbf{Q}$ outputs the contents of the <br> output register. |

### 1.4.7.3.2 Asynchronous Memory Operations

Totally asynchronous memory operations occur when none of InClock nor OutClock is connected.

| MemEnab | Memory Contents |
| :---: | :--- |
| L | Q output is Hi-Z |
| H | The memory location pointed to by Address is read. |

The output $\mathbf{Q}$ is asynchronous and reflects the data in the memory to which Address points.

### 1.4.7.4 ROM Contents

The format for the file containing the ROM contents is contained in section 11.4, HEX OBJECT FILE SPECIFICATION. A summary and examples is included here for reference only.

### 1.4.7.4.1 Glossary

Hex-byte: an 8-bit byte represented by a pair of hex-digits.
Hex-digit: a symbol representing values from 0 to 15 (4-bits) using the digits $0-9$ and the letters A-F (or a-f).
Byte Count: A pair of hex-digits indicating the number of data or address hex-bytes in the current record. The following fields are not included in the Byte-count: address record, data indicator record or checksum.

Address Bytes: A pair of hex-bytes representing the address offset (with respect to the current Extended Address) of the first word in the data portion of the record. The value of the address bytes is added to the current Extended Address to form the real address of the first data word. An Extended Address is defined as zero until it is redefined by an Extended Address record.
Extended Address: The concatenation of the Data in an Extended Address Record with a hex ' 0 '. See the example below.
Sum_Check: A hex-byte representing the sum of the bytes in the record, exclusive of the Sum_Check. The bytes are taken one hex-byte (two hex-digits) at a time and summed as unsigned integers. White space characters are ignored for the Sum_Check calculation. The two's complement of the sum is computed and the low-order hex-byte is retained. The hex-bytes that are included in the sum are: Byte_Count, Address, Record_Type ('00' or '02'), and the Data. The Sum_Check is not included in the calculation. (The term Sum_Check is used to avoid conflict with the EDIF definition Check_Sum.)

For example, if the record is : 0700000200010203030301 EA the bytes sum as $07+00+00+02+00+01+02+03+03+03+01=16$. The 32 -bit two's complement of 00000016 is FFFFFFEA. The least-significant byte has the hex value EA.
Interpretation of the data values in the Hex Object File depends on the value of the Width property. The data values correspond to the words in the LPM_ROM, with the word at address zero appearing first in the data list. The word at address one follows the word at address zero, etc. Each word in the Hex Object File is padded on the left by zero bits so that the word consumes an even multiple of 8 bits (a hex-byte). If the 'Width' is an even multiple of 8 bits, then no padding is needed. For example, suppose an LPM_ROM is 3bits wide. To represent the data values 0 through 7 in such an LPM_ROM you would use the hex-bytes: 0001020304050607.

The goal is readability: the number " 1 " would be represented as a hex-byte " 01 " and padding bits will be ignored so that subsequent words will also be readable. In a 10-bit wide LPM_ROM, two hex-byte pairs are used to represent each word. The first hex-byte
value contains the two most-significant bits (bits 10 and 9). The second hex-byte value contains the eight least-significant bits (bits 7, 6, 5, 4, 3, 2, 1, and 0 ).

Example 1:

| Width | Value | hex-byte |
| ---: | ---: | ---: |
| 6 | 0 | 00 |
| 6 | 7 | 07 |
| 6 | 50 | 32 |
| 10 | 7 | 0007 |
| 10 | 27 | 001 B |
| 10 | 273 | 0111 |
| 10 | 725 | 02 D 5 |
| 10 | 1023 | 03 FF |

Example 2:
Hex file for an LPM_ROM (Width = 10, Numwords = 32)

| line \# | Contents |
| ---: | ---: |
| $\mathbf{1}$ | $: 020000020001 \mathrm{FB}$ |
| $\mathbf{2}$ | $: 08000000000700 \mathrm{1B} 0111 \mathrm{02}$ |
|  | D 5 ED |
| $\mathbf{3}$ | $: 0400080003 \mathrm{FF} 0001 \mathrm{~F} 1$ |
| $\mathbf{4}$ | $: 00000001 \mathrm{FF}$ |

## Interpretation:

Line 4 contains ":00000001FF" which is the "End of File" indicator.
The first field of each of lines 1,2 , and 3 is the byte count (this excludes the first three fields and the last field, that is: byte count = \# fields - 4).
The second field is an address offset from the current Extended Address. If none is specified, then the current Extended Address is used.
The third field indicates whether the following hex-bytes are a new Extended Address (02) or data (00).

The fields between the third and last fields contain either an address or data.
If the fields contain an address, then it is multiplied by 16 to form a new Extended Address. Note that the second field is required to be ' 0000 ' when an address is specified.

If the fields contain data, then hex-bytes are taken in groups to form the data words. If the 'Width' is between 1 and 8 then one hex-byte is read. If the 'Width is between 9 and 16, then two hex-bytes are taken. Between 17 and 24, three hex-bytes are taken, etc.

The last field is a checksum computed by summing all of the bytes (including the first three fields), truncating the result to the least significant hex-byte and taking the two's complement.

Corresponding contents of LPM_ROM:

| Addres <br> $\mathbf{s}(\mathbf{H e x})$ | $\mathbf{+ 0}$ | $\mathbf{+ 1}$ | $\mathbf{+ 2}$ | $\mathbf{+ 3}$ | $\mathbf{+ 4}$ | $\mathbf{+ 5}$ | $\mathbf{+ 6}$ | $\mathbf{+ 7}$ |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| $\mathbf{0}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathbf{8}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathbf{1 6 ( 1 0 )}$ | 7 | 1 B | 111 | 2 D 5 | 0 | 0 | 0 | 0 |
| $\mathbf{2 4}(\mathbf{1 8})$ | 3 FF | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Example 3:
An LPM_ROM with Width=2 and Numwords=7 (7 words of 2-bits each)

| $: 07$ | 0000 | 00 | 00 | 01 | 02 | 03 | 03 | 03 | 01 | EA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $: 00$ | 0000 | 01 | FF |  |  |  |  |  |  |  |

Corresponding contents of LPM_ROM:

| Address <br> $(\mathrm{Hex})$ | +0 | +1 | +2 | +3 | +4 | +5 | $+6+7$ |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 0 | 1 | 2 | 3 | 3 | 3 | 1 |

### 1.4.7.4.2 additional comments on Hex File Format

There is optional white space between the all of the fields. The white space does not affect the checksum.

### 1.4.8 LPM_FIFO

Single-Clock First-In-First-Out Memory.

1.4.8.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data input to memory stack | Vector, LPM_Width wide |
| Clock | I | Required | Clock to memory |  |
| Aclr | I | Optional | Asynchronous Clear of memory pointer | Empties the FIFO asynchronously |
| Sclr | I | Optional | Synchronous Clear of memory pointer | Empties the FIFO synchronously |
| RdReq | I | Required | Read request control | Disabled if Empty $=1$ |
| WrReq | I | Required | Write request control | Disabled if Full = 1 |
| Full | O | Optional | Full flag when memory is full |  |
| Empty | O | Optional | Empty flag when memory is empty |  |
| UsedW | O | Optional | Number of words used in the memory | Vector, Note 1 |
| Q | O | Required | Output of memory | Vector, LPM_Width wide |

Note 1: The width of UsedW should be equal to a round up integer value of $\left\lceil\log _{2}\right.$ (LPM_NumWords) $\rceil$.

### 1.4.8.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value >0 | Width of input and output data vectors. |
| LPM_WidthU | Note 1 | LPM Value >0 | Width of UsedW |
| LPM_NumWords | Required | LPM Value >0 | Number of words of the memory. <br> Note 2. |
| LPM_ShowAhead | Optional | ON $\mid$ OFF | Date will be available immediately for <br> read. Note 3. Default is OFF |

Note 1: Required if UsedW is used.
Note 2: LPM_NumWords is the size of the memory.
Note 3: LPM_ShowAhead allows user to read the data immediately after data is the memory without asserting RdReq explicitly. RdReq effectively acts as a read acknowledge. LPM_ShowAhead does not affect the read pointer.

### 1.4.8.3 Functions

First-In-First-Out Memory. This module can represent memory with synchronous inputs and outputs.

### 1.4.8.3.1 Synchronous Memory Operations

| Clock | RdReq | WrReq | Memory Contents |
| :---: | :---: | :---: | :--- |
| X | L | L | No change |
| not $\uparrow$ | X | X | No change (requires positive going clock edge) |
| $\uparrow$ | L | H | Write Data to memory. |
| $\uparrow$ | H | L | Read memory and update Q |
| $\uparrow$ | H | H | Write Data to memory and read memory to $\mathbf{Q}$. <br> Note 1. |

Note 1: When FIFO is full then WrReq will be ignored and RdReq is executed. When
FIFO is empty then RdReq will be ignored and WrReq will be executed.

### 1.4.8.4 Example



### 1.4.9 LPM_FIFO_DC

Dual-Clock First-In-First-Out Memory.


### 1.4.9.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data input to memory stack | Vector, LPM_Width wide |
| RdClock | I | Required | Clock for memory read |  |
| WrClock | I | Required | Clock for memtory write |  |
| Aclr | I | Optional | Asynchronous Clear of memory <br> pointer | Empties the FIFO |
| RdReq | I | Required | Read request control | Disalbed if RdEmpty =1 |
| WrReq | I | Required | Write request control | Disabled if WrFull = 1 |
| RdFull | O | Optional | Full flag when memory is full | Synchronous with RdClock |
| WrFull | O | Optional | Full flag when memory is full | Synchronous with <br> WrClock |
| RdEmpty | O | Optional | Empty flag when memory is empty | Synchronous with RdClock |
| WrEmpty | O | Optional | Empty flag when memory is empty | Synchronous with <br> WrClock |
| RdUsedW | O | Optional | Number of words in the FIFO | Vector, Note 1 |
| WrUsedW | O | Optional | Number of words in the FIFO | Vector, Note 1 |
| Q | O | Required | Output of memory stack | Vector, LPM_Width wide |

Note 1. The width of RdUsedW and WrUsedW should be equal to a round up integer value of $\left\lceil\log _{2}(\right.$ LPM_NumWords $\left.)\right\rceil$.

### 1.4.9.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value > 0 | Width of input and output data vectors. |
| LPM_WidthU | Note 1 | LPM Value > 0 | Width of WrUsedW and RdUsedW |
| LPM_NumWords | Required | LPM Value >0 | Number of words of the memory. <br> Note 2. |
| LPM_ShowAhead | Optional | ON \| OFF | Data will be available immediately for <br> read. Note 3. Default is OFF |

Note 1: Required if WrUsedW or RdUsedW port is used.
Note 2: LPM_NumWords is the size of the memory.
Note 3: LPM_ShowAhead allows user to read the data immediately after data is the written to memory without asserting RdReq explicitly. RdReq effectively acts as a read acknowledge. LPM_ShowAhead does not affect the read pointer.

### 1.4.9.3 Functions

First-In-First-Out Memory. This module can represent memory with synchronous inputs and outputs.

### 1.4.9.3.1 Synchronous Memory Operations

| RdClock | WrClock | RdReq | WrReq | Memory Contents |
| :---: | :---: | :---: | :---: | :--- |
| X | X | L | L | No change |
| not $\uparrow$ | not $\uparrow$ | X | X | No change (requires positive going clock edge) |
| $\uparrow$ | $\uparrow$ | L | H | Write Data to memory. |
| $\uparrow$ | $\uparrow$ | H | L | Read memory and update $\mathbf{Q}$. |
| $\uparrow$ | $\uparrow$ | H | H | Write Data to memory and read memory to $\mathbf{Q}$. <br> Note 1. |

Note 4: When FIFO is full then WrReq will be ignored and RdReq is executed. When FIFO is empty then RdReq will be ignored and WrReq will be executed.

### 1.5 TABLE PRIMITIVES

### 1.5.1 TABLE FORMATS

The full syntax of Truth Table files is defined in section 11.5. A summary is included here for reference only.

Logical Functions can be described by how they behave rather than how they are implemented. In LPM this manner of description is restricted to the two table-based modules LPM_TTABLE and LPM_FSM. The former describes a stateless behavior while the latter describes the behavior of systems with a memory of their behavior (i.e., with a state). The table-based digital functions LPM_TTABLE and LPM_FSM define their function by describing their outputs as a function of their inputs in the form of a table. A table in this format describes a function as a sum of products. The inputs to the product terms are the true and inverted inputs to the module. A typical product term of a table driven module with four inputs ( Data $_{3: 0}$ ) is:

## Result $=\sim$ Data $_{0} \&$ Data $_{1} \&$ Data $_{3}$

Tables in LPM are represented in the Berkeley PLA format with an input plane and an output plane. The table entry corresponding to the above equation is:

## 1-10 1

The first four characters represent the input terms. Notice that the notation depends upon positional information so that an entry is needed even if the input is not used in the product term. Each position in the input plane corresponds to an input variable: a 1 implies the corresponding input literal is used in the product term, a 0 implies the complemented input literal appears in the product term, and '-' implies the input literal does not appear in the product term. A sum of products term is expressed as two of more lines in the table. Each line in the table thus expresses a function for one or more of the outputs but the total function is expressed as the sum of all the lines in the table.

Boolean sums of terms can be described in various ways. One method is to describe the input conditions under which the outputs are 1 and imply that the outputs are 0 for all other sets of inputs (i.e., the ON-set can be provided). This may represent a more complex function than is needed because some of the outputs are not used under certain input conditions (i.e., they are "don't cares"). A more precise way of defining the Boolean function then, is to provide both the ON-set and the DC-set (Don't Care set). Then the OFF-set (the conditions under which the outputs must be low) is the complement of the union of the On- and DC-sets. LPM follows the Berkeley format in allowing the following different representations for truth tables:

1. By providing the ON -set, the OFF -set is implied as the complement of the ON -set and the DC-set is empty. (LPM_TruthType property = F)
2. By providing the ON -set and DC-set, the OFF-set is implied as the complement of the union of the ON-set and the DC-set. If any product term belongs to both the ON-set and the DC-set, then it is considered a Don't Care and may be removed from the ON -set during the fitting process. $($ LPM_TruthType $=$ FD)
3. By providing the ON-set and OFF-set the DC-set is implied as the complement of the union of the ON-set and OFF-set. It is an error for any product term to belong to both the ON-set and OFF-set. (LPM_TruthType = FR)
4. By providing the ON-set, the DC-set and the OFF-set the truth table is fully specified. $($ LPM_TruthType $=$ FDR $)$

The definition of the output section of a Boolean function expressed as a table depends upon which of the four descriptions is used. The output formats are:

F = LPM_TruthType. For each output, a 1 means that this product term belongs to the ON-set, a 0 means that this product term has no meaning for the value of this function (i.e., the output value may be set by some other function). This type corresponds to an actual PLA where only the ON-set is actually implemented.
FD $=$ LPM_TruthType. For each output, a 1 means that this product term belongs to the ON-set, a 0 means that this product term has no meaning for the value of this function, and a '-' implies that this product term belongs in the DC-set.
FR = LPM_TruthType. For each output, a 1 means that this product term belongs to the ON-set, a 0 means that this product term belongs to the OFF-set, and a '-' means that this product term has no meaning for the value of this function.
FDR $=$ LPM_TruthType. For each output, a 1 means that this product term belongs to the ON-set, a 0 means that this product term belongs to the OFF-set, a '-' implies means that this product term belongs to the DC-set, and a ' $\sim$ ' implies that this product term has no meaning for the value of this function.

Note 1: regardless of the type, a ' $\sim$ ' implies the product term has no meaning for the value of the function.

Note 2: If at all possible, the fitter should be given the DC-set (either implicitly or explicitly) in order to improve the results of the fitting.

### 1.5.2 LPM_TTABLE

Truth Table


### 1.5.2.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_WidthIn wide |
| Result | O | Required | Result of Logic Function | Vector, LPM_WidthOut wide |

### 1.5.2.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_WidthIn | Required | LPM Value >0 | Width of input vector |
| LPM_WidthOut | Required | LPM Value >0 | Width of output vector |
| LPM_File | Required | String File Name | Name of file containing Truth <br> Table file. |
| LPM_TruthType | Optional | F $\mid$ FD $\mid$ FR $\mid$ FDR | Default is FD |

### 1.5.2.3 Function

$$
\text { Result }=f(\text { Data })
$$

Where $f$ is the function defined in the Truth Table file.

### 1.5.2.4 Example



This diagram is for illustrative purposes only and is not intended to specify any implementation details.

The file TT1.txt contains:

| . i | 6 | \# No. of inputs |  |  |  |  |  |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| . o | 2 | \# No. of outputs |  |  |  |  |  |  |
| 0 | 0 | - | - | 1 | 0 |  | 0 | 1 |
| 0 | 0 | - | 1 | 0 | 0 |  | 1 | 0 |
| 0 | 1 | 1 | - | - | 0 |  | 1 | 1 |

This corresponds to:
Result $_{0}=\sim$ Data $_{0} \&$ Data $_{1} \& \sim$ Data $_{4} \& \sim$ Data $_{5} \mid \sim$ Data $_{0} \&$ Data $_{3} \&$ Data $_{4} \& \sim$ Data $_{5}$
Result $_{1}=\sim$ Data $_{0} \& \sim$ Data $_{1} \&$ Data $_{2} \& \sim$ Data $_{4} \& \sim$ Data $_{5} \mid \sim$ Data $_{0} \&$ Data $_{3} \&$ Data $_{4} \& \sim$ Data $_{5}$
or
OUT $_{0}=\sim \mathbf{I N}_{0} \& \mathbf{I N}_{1} \& \sim \mathbf{I N}_{4} \& \sim \mathbf{I N}_{5} \mid \sim \mathbf{I N}_{0} \& \mathbf{I N}_{3} \& \mathbf{I N}_{4} \& \sim \mathbf{I N}_{5}$
OUT $_{1}=\sim \mathbf{I N} \mathbf{N}_{0} \& \sim \mathbf{I N} \mathbf{N}_{1} \& \mathbf{I N}_{\mathbf{2}} \& \sim \mathbf{I} \mathbf{N}_{4} \& \sim \mathbf{I N}_{5} \mid \sim \mathbf{I N}_{0} \& \mathbf{I N}_{3} \& \mathbf{I N}_{4} \& \sim \mathbf{I N} \mathbf{N}_{5}$

### 1.5.3 LPM_FSM

Finite State Machine


### 1.5.3.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data input | Vector, LPM_WidthIn wide |
| Clock | I | Required | Clock for State transitions | Positive edge triggered |
| State | O | Optional | Current State Vector | Vector, LPM_WidthS wide. Note 1 |
| Result | O | Required | Result of Logic Function | Vector, LPM_WidthOut wide. <br> Note 2 |
| Aset | I | Optional | Asynchronous set control | Note 3 |
| TestEnab | I | Note 4 | Test clock enable input |  |
| TestIn | I | Note 4 | Serial test data input |  |
| TestOut | O | Note 4 | Serial test data output | TestOut = State LPM_WidthS-1 |

Note 1: The state vector is always present inside the FSM. It may be brought out if needed elsewhere in the design by using the State port.

Note 2: The Result vectors are asynchronous. The outputs may be purely a function of the internal state vector (a Moore machine) or may be a function of both the internal state vector and the Data inputs (a Mealy machine).

Note 3: Aset will set the count to the value of LPM_Avalue, if that value is present. If no LPM_Avalue is specified, then Aset will set the count to all ones. Aset affects the outputs (Result and State) values before the application of polarity to the ports.

Note 4: Either all of the Test ports must be connected or none of them.

### 1.5.3.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_WidthIn | Required | LPM Value > 0 | Width of input vector |
| LPM_WidthOut | Required | LPM Value >0 | Width of output vector |
| LPM_WidthS | Optional | LPM Value >0 | Width of the State vector |
| LPM_File | Required | String File Name | Name of file containing Truth Table <br> file. |
| LPM_Pvalue | Optional | LPM Value | Power-up value of State Vector |
| LPM_Avalue | Optional | LPM Value | Value of State Vector when Aset is <br> asserted. |
| LPM_TruthType | Optional | F $\mid$ FD $\mid$ FR $\mid$ FDR | Default is FD |

### 1.5.3.3 Functions

$$
\begin{gathered}
\text { Result }=f(\text { State }) \\
\text { Result }=f(\text { State, Data }) \\
\text { State }_{\mathbf{T}+1}=f\left(\text { State }_{\mathbf{T}}, \text { Data }\right)
\end{gathered}
$$

Moore machine

Mealy machine

### 1.5.3.4 Example



LPM_WidthIn = 4
LPM_WidthOut = 3
LPM_WidthS = 2
LPM_File = FSM1.txt
LPM_TruthType $=$ FD
LPM_Pvalue $=0$
LPM_Avalue $=0$
LPM_TYPE = FSM

This diagram is for illustrative purposes only and is not intended to specify any implementation details.

The file FSM1.txt contains:
.start
Kiss
.I 4
.o 3
.p 5

| $1--$ | dc | idle | $11-$ |
| :--- | :--- | :--- | :--- |
| $01--$ | idle | reading | $10-$ |
| $001-$ | idle | writing | $01-$ |
| $0--1$ | reading | idle | $11-$ |
| $0--1$ | writing | idle | $11-$ |
| .code | dc | -- |  |
| .code | idle | 00 |  |
| .code | reading | 01 |  |
| .code | writing | 10 |  |



This can be better understood by considering the ninth line form the FSM1.txt file:
0--
reading
idle
11 -
Data (input) From state To state Result (Output)

Although all LPM_FSMs have a valid state encoding, the fitter is free to re-encode the states. Care must be taken in re-encoding if the state is brought outside the LPM_FSM.

### 1.6 PAD PRIMITIVES

### 1.6.1 LPM_INPAD

Input Pad


### 1.6.1.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Pad | I | Optional | External Data input | Vector, LPM_Width wide |
| Result | O | Required | Data from Pads | Vector, LPM_Width wide |

### 1.6.1.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of input vector |

### 1.6.1.3 Function

Result = Pad

### 1.6.2 LPM_OUTPAD

Output Pad

1.6.2.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :---: | :--- | :--- |
| Data | I | Required | Data for output from pads | Vector, LPM_Width wide |
| Pad | O | Optional | Pads to output data | Vector, LPM_Width wide |

### 1.6.2.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of output vector |

### 1.6.2.3 Function

Pad = Data

### 1.6.3 LPM_BIPAD

Bi-directional input/output Pad

1.6.3.1 Ports

| Port Name | Type | Usage | Description | Comments |
| :---: | :---: | :--- | :--- | :--- |
| Data | I | Required | Data for output from pads | Vector, LPM_Width wide |
| Enable | I | Required | Tristate Enable to the pad |  |
| Result | O | Optional | Data input from the pad | Vector, LPM_Width wide |
| Pad | I/O | Optional | Pad for input/output | Vector, LPM_Width wide |

### 1.6.3.2 Properties

| Property | Usage | Value | Comments |
| :---: | :---: | :--- | :--- |
| LPM_Width | Required | LPM Value $>0$ | Width of output vector |

### 1.6.3.3 Function

$$
\begin{gathered}
\text { If Enable = 1, then Pad = Data } \\
\text { else if Enable = 0, then Result = Pad }
\end{gathered}
$$

If the Result port is not connected, then this module acts as a Tristate output port .

