# 1. INSTANTIATING LPM in VHDL

To promote LPM usage in VHDL design community, this section describes the syntax for instantiating LPM in VHDL design file.

## **1.1 COMPONENT DECLARATION**

To instantiate component in VHDL design file, the component has to be declared before use. The component declaration of LPM modules is defined in the LPM package file in Support Files section later in this document. In declaring the LPM module, the component should be "fully described". Which includes all the optional ports, parameters. Once defined, any number of these "fully described components" can be instantiated within the VHDL design. For example, LPM MULT is declared as the follow:

```
component LPM_MULT
generic (LPM WIDTHA : positive;
      LPM WIDTHB : positive;
      LPM_WIDTHS : positive;
      LPM WIDTHP : positive;
      LPM_REPRESENTATION : string := "UNSIGNED";
      LPM PIPELINE : integer := 0;
      LPM TYPE: string := L MULT;
      LPM_HINT : string := UNUSED);
port (DATAA : in std logic vector(LPM WIDTHA-1 downto 0);
      DATAB : in std_logic_vector(LPM_WIDTHB-1 downto 0);
      ACLR : in std logic := '0';
      CLOCK : in std logic := '0';
      CLKEN : in std_logic := '0';
      SUM: in std logic vector(LPM WIDTHS-1 downto 0) := (OTHERS => '0');
      RESULT : out std_logic_vector(LPM_WIDTHP-1 downto 0));
```

end component;

## **1.2 COMPONENT INSTANTIATION**

## 1.2.1 Port

All the used port connections are defined in port map construct of VHDL. The unused optional ports were left out from the port map and its' default value from the component declaration will be used. For example, the u1 instance in this example only use aset optional port of LPM FF so other unused optional ports were left our from the port map statement.

u1: lpm ff PORT MAP (data => result, clock => clock, aset => clear, q => last);

#### 1.2.2 Property

All the used LPM properties values are defined in generic map construct of VHDL. The unused optional properties were left out and its' default value from the component declaration will be used. For example, the u1 instance in this example is a 4-bits DFF with no synchronous set value (ie. LPM\_SVALUE) so the LPM\_SVALUE is left out from the generic map statement.

u1: lpm\_ff

GENERIC MAP (LPM\_WIDTH => 4, LPM\_AVALUE =>"0001")

#### **1.3 EXAMPLE**

#### **1.3.1** Schematic description

The schematic example is shown in the following figure.



#### 1.3.2 VHDL description

-- Description: LPM instantiation

--

LIBRARY ieee; USE ieee.std\_logic\_1164.all; LIBRARY lpm; USE lpm.lpm\_components.all;

ENTITY fibex is PORT ( clock : in std\_logic; clear : in std\_logic; result : buffer std\_logic\_vector (3 downto 0));

## END fibex;

ARCHITECTURE lpm OF fibex IS SIGNAL last : std\_logic\_vector (3 downto 0); SIGNAL present : std\_logic\_vector (3 downto 0);

#### BEGIN

u1: lpm\_ff

GENERIC MAP (lpm\_width => 4, lpm\_avalue => "0001") PORT MAP (data => result, clock =>clock, aset => clear, q => last);

u2: lpm\_ff

GENERIC MAP (lpm\_width => 4, lpm\_avalue => "0001") PORT MAP (data => last, clock =>clock, aset => clear, q => present);

#### u3: lpm\_add\_sub

GENERIC MAP (lpm\_width => 4) PORT MAP (dataa => present, datab => last, result => result);

END lpm