


Writeback Mode Asynchronous



$WB_vts \leftarrow CYC \& ACK_I$

• $CYC : \text{set (asynchronous) } iPhase1 \& WB_vts$

• $\text{reset } iPhase2 \& WB_vts$

• $PC : \text{if } (CYC) \leftarrow iPhase1 \& WB_vts$
 else $\leftarrow iPhase1$

$WB_validHandshake \leftarrow CYC \& ACK_I$
 (WB_vts)

$WB_validPC$
 (WB_vfc) $\leftarrow WB_vts \& iPhase1$

$WB_validOperation \leftarrow (WB_vfc) \& iPhase1$

• CYC (asynchronous)
 • set: $iPhase1 \& WB_vts$
 • reset: $iPhase2 \& WB_vOp$

• $PC : \text{if } (CYC) \leftarrow iPhase1 \& WB_vts$
 else $\leftarrow iPhase1$