

# Direct Digital Synthesizer IP Core

Martin Kumm

December 22, 2008

The DDS IP core (`dds_synthesizer`) is a implementation of a direct digital frequency synthesizer (DDS) (also called number controlled oscillator, NCO) which produces a sinewave at the output with a specified frequency and phase (adjustable at runtime). The resolution of the frequency tuning word (FTW), the phase and the amplitude are defined seperately. While the FTW resolution can be set by the generic `ftw_width`, phase and amplitude resolution are defined as constants `phase_width` and `ampl_width` in the seperate package `sine_lut_pkg`. This is generated by a matlab script (`matlab/sine_lut_gen.m`), the m-files are described in their headers. The most relevant LUTs (in the range 8...16Bit) have been generated and are located in the “VHDL/sine\_lut” folder. The nomenclature of the files is `sine_<phase_width>_x_<amplitude_width>_pkg.vhd`. By adding one of these files to the project, the resolution of phase and amplitude is automatically defined.

Figure 1 shows a block diagram of the implemented DDS synthesizer. The signals `clk` and `reset` are not shown here. The resolution parameters have been renamed (`ftw_width=N`, `phase_width=M` and `amplitude_width=P`). Only the first period of the sinewave is stored in the LUT, the two most significant bits of the phase word are used either to shift the input value or to invert the output amplitude, depending on the quadrant of the sinewave. The LUT is clocked, so the total delay from input to output is 3 clock cycles.




Figure 1: Block diagram of the DDS implementation

The output frequency will be determined by the FTW (`ftw_i`)

$$f_{DDS} = \frac{FTW}{2^M} f_s \quad . \quad (1)$$

The initial phase (when using more than one synthesizer) can be set by setting the PTW (`phase_i`) to

$$\varphi_{DDS} = \frac{PTW}{2^N} 2\pi \quad . \quad (2)$$

A Testbench is realized in `dds_synthesizer_tb.vhd`, the corresponding Modelsim project can be found in the `/sim` folder. The ports of the entity are described in Table 1.

| Name                 | Direction        | Wordsize                 | Description                            |
|----------------------|------------------|--------------------------|--|
| <code>clk_i</code>   | <code>in</code>  | 1                        | clock                                  |
| <code>rst_i</code>   | <code>in</code>  | 1                        | reset                                  |
| <code>ftw_i</code>   | <code>in</code>  | <code>ftw_width</code>   | Frequency Tuning Word, see Formula (1) |
| <code>phase_i</code> | <code>in</code>  | <code>phase_width</code> | Phase Tuning Word, see Formula (2)     |
| <code>phase_o</code> | <code>out</code> | <code>phase_width</code> | Instantaneous Phase Output             |
| <code>ampl_o</code>  | <code>out</code> | <code>ampl_width</code>  | Amplitude Output                       |

Table 1: Entity port description