

Power supplies
power.SCHDOC

NOR Flash
flash.SCHDOC

DDR SDRAM 1
dram1.SCHDOC

DDR SDRAM 2
dram2.SCHDOC

JTAG and RS232
jtag.SchDoc

IO-BUS 2
io-bus2.SchDoc

Xilinx Spartan3 FPGA
fpga.SCHDOC

Switches
switches.SchDoc

Ethernet Interface
ethernet.SCHDOC

USB 2.0 Interface
usb.SCHDOC

I2C Components
i2c.SchDoc

SPI Flash
spi-flash.SchDoc

IO-BUS 1
io-bus1.SchDoc



For more information:
<http://labs.ti.bfh.ch/gecko/wiki/gecko/license>

Title: **GECKO3main: System overview**

Size: A3_L

Author: zac1

Revision: 1.0

Date: 23.07.2008

Time: 13:50:40

Sheet 1 of 19

File: top.SchDoc


Berne University of Applied Science

School of Engineering and
Information Technology

Quellgasse 21



CH-2501 Biel







FPGA Banks 0,2,4,6


FPGA Banks 1,3,5,7









DC/DC Converter for the FPGA Core Supply, 1.2 V, 2.5 A




2.5 V, 0.5 A and 1.25 V Reference Supply




GND Testpad for Probes




DDR SDRAM Decoupling



Title: Power Supplies			Berne University of Applied Science School of Engineering and Information Technology Quellgasse 21 CH-2501 Biel
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:42	Sheet 6 of 19	
File: power.SCHDOC			




GPIO2 [0..115]



JP1_IO2
fh-120r-9mm
AMP-FH-120-RECEPTABLE-H9-H13
top

JP2_IO2
fh-120p-5mm
AMP-FH-120-Plug
bottom

Title: GECKO3 System and I/O Bus		Berne University of Applied Science School of Engineering and Information Technology	
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:43	Sheet 8 of 19	
File: io-bus2.SchDoc			



ram
 Signal Stimulus [Kind - Periodic Pulse Level - Low Start Time = 0.000 Stop Time = 1.800n Period Time = 3.600n]
 Overshoot - Falling Edge [Max = 300.0m]
 Overshoot - Rising Edge [Max = 300.0m]
 Undershoot - Falling Edge [Max = 300.0m]
 Undershoot - Rising Edge [Max = 300.0m]
 Impedance Constraint [Min = 40.00 Max = 70.00]
 Maximum Via Count Constraint [Max Count = 2]
 Matched Net Lengths [Tolerance = 3.6mm Style - 90 Degrees Amplitude = 5.08mm Gap = 0.508mm]


ram-clock
 ram
 Signal Stimulus [Kind - Periodic Pulse Level - Low Start Time = 0.000 Stop Time = 1.800n Period Time = 3.600n]
 Overshoot - Falling Edge [Max = 300.0m]
 Overshoot - Rising Edge [Max = 300.0m]
 Undershoot - Falling Edge [Max = 300.0m]
 Undershoot - Rising Edge [Max = 300.0m]
 Impedance Constraint [Min = 40.00 Max = 70.00]
 Maximum Via Count Constraint [Max Count = 2]
 Matched Net Lengths [Tolerance = 1mm Style - 90 Degrees Amplitude = 5.08mm Gap = 0.508mm]

Vref
 Supply Nets [Voltage = 1.250]
 C1_R0 47pF
 C2_R0 47pF
 GND
 2.5V
 Place same Vref decoupling near the FPGA Vref pin

Supply Nets [Voltage = 2.500]

GND
 Supply Nets [Voltage = 0.000]


Title: First DDR SDRAM			Berne University of Applied Science		
Size: A3_L	Author: zac1	Revision: 1.0	School of Engineering and Information Technology		
Date: 23.07.2008	Time: 13:50:43	Sheet 9 of 19	Quellgasse 21		
File: dram1.SCHDOC			CH-2501 Biel		






ram
 Signal Stimulus [Kind - Periodic Pulse Level - Low Start Time = 0.000 Stop Time = 1.800n Period Time = 3.600n]
 Overshoot - Falling Edge [Max = 300.0m]
 Overshoot - Rising Edge [Max = 300.0m]
 Undershoot - Falling Edge [Max = 300.0m]
 Undershoot - Rising Edge [Max = 300.0m]
 Impedance Constraint [Min = 40.00 Max = 70.00]
 Maximum Via Count Constraint [Max Count = 2]
 Matched Net Lengths [Tolerance = 3.6mm Style - 90 Degrees Amplitude = 5.08mm Gap = 0.508mm]


ram-clock
 ram
 Signal Stimulus [Kind - Periodic Pulse Level - Low Start Time = 0.000 Stop Time = 1.800n Period Time = 3.600n]
 Overshoot - Falling Edge [Max = 300.0m]
 Overshoot - Rising Edge [Max = 300.0m]
 Undershoot - Falling Edge [Max = 300.0m]
 Undershoot - Rising Edge [Max = 300.0m]
 Impedance Constraint [Min = 40.00 Max = 70.00]
 Maximum Via Count Constraint [Max Count = 2]
 Matched Net Lengths [Tolerance = 1mm Style - 90 Degrees Amplitude = 5.08mm Gap = 0.508mm]

Supply Nets [Voltage = 1.250]
 Vref
 C1_R1 47pF
 C2_R1 47pF
 2.5V
 GND
 Place same Vref decoupling near the FPGA Vref pin
 Supply Nets [Voltage = 2.500]
 2.5V
 PCB Rule





Title: Switches and LEDs			Berne University of Applied Science School of Engineering and Information Technology Quellgasse 21 CH-2501 Biel
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:44	Sheet 12 of 19	
File: switches.SchDoc			




place LED near the connector

Route the RD/TD Signals as differential Pairs

Place this components near the chip


Title: Ethernet PHY			Berne University of Applied Science School of Engineering and Information Technology Quellgasse 21 CH-2501 Biel
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:44	Sheet 13 of 19	
File: ethernet.SCHDOC			

usb-d
Matched Net Lengths [Tolerance = 1mm Style = 90 Degrees Amplitude = 5.08mm Gap = 0.508mm]
Impedance Constraint [Min = 79.00 Max = 100.0]



avoids that the current on Vbus can flow in reverse direction
(example from the GECKO3power board to the GECKO3main)

Title: USB and FPGA Boot System			Berne University of Applied Science School of Engineering and Information Technology Quellgasse 21 CH-2501 Biel
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:44	Sheet 14 of 19	
File: usb.SCHDOC			




Switch to select desired
FPGA configuration to load at start up
OFF = Config0, ON = Config1

Switch to disable
boot from EEPROM

Title: <i>I2C Devices</i>			Berne University of Applied Science School of Engineering and Information Technology Quellgasse 21 CH-2501 Biel
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:45	Sheet 15 of 19	
File: i2c.SchDoc			

SPI Flash to store FPGA configurations




The SPI Flash is used to store the configuration bit file for the FPGA.


The EZ-USB configures the FPGA in the case of a stand-alone system. With this solution no Xilinx platform flash is required.

The memory size of the SPI Flash is twice the size of a configuration bit file. This allows to store a backup/fallback FPGA configuration file onboard. So also after a wrong update the system is still usable. The second configuration file space could also be used to store a selftest programm.

Which configuration is loaded on start-up is selected by the user with one of the DIP switches.

Title: <i>SPI Serial Flash</i>			Berne University of Applied Science School of Engineering and Information Technology Quellgasse 21 CH-2501 Biel 
Size: A4_L	Author: zac1	Revision: 1.0	
Date: 23.07.2008	Time: 13:50:45	Sheet 16 of 19	
File: spi-flash.SchDoc			

JTAG Connector for the Digilent Programming Cables



Connector for serial communication like RS232

