FML

CSR bus

Control interface

SDRAM management unit

Bypass MUX

Address & Command Bus

read_safe,
write_safe, precharge_safe

stb, we, adr

ack

read, write
concerned_bank

Data path controller

DDR SDRAM

stb, we, adr, ack

Bus interface

ack

direction

DDR I/O

Data Bus