

# Installation Instructions

## ***Install Icarus Verilog***

1. You will need at least version 0.9.1 (<ftp://ftp.icarus.com/pub/eda/verilog/v0.9/>)

## ***Download IP cores***

1. download minsoc
2. download further necessary IP cores
  - a) cd minsoc/rtl/verilog
  - b) svn co [http://opencores.org/ocsvn/adv\\_debug\\_sys/adv\\_debug\\_sys/trunk](http://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk) adv\_debug\_sys
  - c) svn co <http://opencores.org/ocsvn/ethmac/ethmac/trunk> ethmac
  - d) svn co <http://opencores.org/ocsvn/openrisc/openrisc/trunk/or1200> or1200
  - e) svn co <http://opencores.org/ocsvn/uart16550/uart16550/trunk> uart16550

## ***Install GNU toolchain and adv\_jtag\_bridge***

1. Follow: [http://www.opencores.org/openrisc.gnu\\_toolchain](http://www.opencores.org/openrisc.gnu_toolchain) (to install binutils, gcc, gdb)
2. To debug and load the firmware you have to use the new advanced\_debug\_system. This project is included in the minsoc files inside of minsoc/rtl/verilog/adv\_debug\_sys. There you can find the software in Software and the documentation, which shall help you to go under Doc.
  - a) change the Makefile in minsoc/rtl/verilog/adv\_debug\_sys/Software/adv\_jtag\_bridge and compile the software using make.
    - change Makefile line 34, “INCLUDE\_JSP\_SERVER=true” to “INCLUDE\_JSP\_SERVER=false”
    - make
    - sudo make install
  - b) Copy the description file of your FPGA to your home directory “cp /opt/Xilinx/10.1/ISE/spartan3e/data/xc3s500e\_fg320.bsd ~/”
3. With the adv\_jtag\_bridge you can also debug your simulation. To do so, the simulation has to include a vpi module. This has to be compiled by your system. The sources are found under “minsoc/rtl/verilog/adv\_debug\_sys/Software/adv\_jtag\_bridge/sim\_lib/icarus”.
  - a) cd minsoc/rtl/verilog/adv\_debug\_sys/Software/adv\_jtag\_bridge/sim\_lib/icarus
  - b) make
  - c) cp jp-io-vpi.vpi minsoc/bench/verilog/vpi
4. The adv\_jtag\_bridge connect the debug system to gdb, the GNU debugger. But the actual version of gdb has some issues, which have to be corrected before use. To do so, the adv\_jtag\_bridge software includes a patch for gdb. Save the patch to the gdb source code directory installed by the toolchain installation script and patch it:

- a) `cp minsoc/rtl/verilog/adv_debug_sys/Software/adv_jtag_bridge/gdb-6.8-bz436037-reg-no-longer-active.patch toolchain_build_directory/gdb-6.8`
- b) `cd toolchain_build_directory/gdb-6.8`
- c) `patch -p1 < gdb-6.8-bz436037-reg-no-longer-active.patch`
- d) `make`
- e) `sudo make install`