



3.3V on all Vcci and VMV inputs limits available differential formats to Low Voltage PECL

Title <b>RVI Prototype Board</b>		
Size <b>A3</b>	Number <b>Actel ProASIC3E FPGA v2r3</b>	Rev
Date <b>31/05/2006</b>	Drawn by <b>Shapiro A.</b>	
Filename <b>RVI_Board_final.sch</b>	Sheet <b>1</b> of <b>5</b>	