

Efficient Booth Array Multiplier for Xilinx FPGAs

Martin Kumm

October 17, 2017

1 Introduction

This IP core provides a resource efficient implementation of a Booth Array Multiplier for Xilinx FPGAs. For details about the architecture see [KAZ15].

2 Interface

The top level entity is found in `mult_booth_array.vhd`. The generics as well as the portare described in Table 1 and Table 2, respectively.

Table 1: Description of the generics

Generic	Type	Default	Description
<code>word_size_a</code>	integer	8	Input word size operand A
<code>word_size_b</code>	integer	8	Input word size operand B
<code>sync_in_out</code>	boolean	false	If true, registers are placed at inputs and outputs (for timing results)
<code>use_pipelining</code>	boolean	true	If true, the multiplier is internally pipelined (highly recommended)

3 Simulation & Test

For simulation and test, the testbench (`tb_mult_booth_array.vhd`) was created which uses a random number generator together with assert statements to verify the designs (against a naive VHDL multiplication).

References

- [KAZ15] M Kumm, Shahid Abbas, and Peter Zipf. An Efficient Softcore Multiplier Architecture for Xilinx FPGAs. In *IEEE Symposium on Computer Arithmetic (ARITH)*, pages 18–25, 2015.

Table 2: Description of the port

Generic	Direction	Type	Word Size	Description
<code>clk_i</code>	in	<code>sl</code>	1	Clock input (used when <code>use_pipelining=true</code> or <code>sync_in_out=true</code>)
<code>rst_i</code>	in	<code>sl</code>	1	Reset input (used when <code>use_pipelining=true</code> or <code>sync_in_out=true</code>)
<code>ce_i</code>	in	<code>sl</code>	1	Clock enable input (used when <code>use_pipelining=true</code> or <code>sync_in_out=true</code>)
<code>a_i</code>	in	<code>slv</code>	<code>word_size_a</code>	Input operand A
<code>b_i</code>	in	<code>slv</code>	<code>word_size_b</code>	Input operand B
<code>p_o</code>	out	<code>slv</code>	<code>word_size_a+word_size_b</code>	Product output $P = A \times B$