OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [tls-gdesc.d] - Rev 33

Compare with Previous | Blame | View Log


tmpdir/tls-lib2.so:     file format elf32-.*arm
architecture: arm, flags 0x[0-9a-f]+:
HAS_SYMS, DYNAMIC, D_PAGED
start address 0x[0-9a-f]+

Disassembly of section .plt:

[0-9a-f]+ <.plt>:
    [0-9a-f]+:  e52de004        push    {lr}            ; .*
    [0-9a-f]+:  e59fe004        ldr     lr, \[pc, #4\]  ; .*
    [0-9a-f]+:  e08fe00e        add     lr, pc, lr
    [0-9a-f]+:  e5bef008        ldr     pc, \[lr, #8\]!
    [0-9a-f]+:  000080e8        .word   0x000080e8
    [0-9a-f]+:  e08e0000        add     r0, lr, r0
    [0-9a-f]+:  e5901004        ldr     r1, \[r0, #4\]
    [0-9a-f]+:  e12fff11        bx      r1
    [0-9a-f]+:  e52d2004        push    {r2}            ; .*
    [0-9a-f]+:  e59f200c        ldr     r2, \[pc, #12\] ; .*
    [0-9a-f]+:  e59f100c        ldr     r1, \[pc, #12\] ; .*
    [0-9a-f]+:  e79f2002        ldr     r2, \[pc, r2\]
    [0-9a-f]+:  e081100f        add     r1, r1, pc
    [0-9a-f]+:  e12fff12        bx      r2
    [0-9a-f]+:  000080e0        .word   0x000080e0
    [0-9a-f]+:  000080c0        .word   0x000080c0
Disassembly of section .text:

[0-9a-f]+ <foo>:
    [0-9a-f]+:  e59f0004        ldr     r0, \[pc, #4\]  ; .*
    [0-9a-f]+:  fafffff2        blx     [0-9a-f]+ .*
    [0-9a-f]+:  e1a00000        nop                     ; .*
    [0-9a-f]+:  000080c4        .word   0x000080c4

[0-9a-f]+ <bar>:
    [0-9a-f]+:  4801            ldr     r0, \[pc, #4\]  ; .*
    [0-9a-f]+:  f7ff efe0       blx     [0-9a-f]+ .*
    [0-9a-f]+:  46c0            nop                     ; .*
    [0-9a-f]+:  000080b5        .word   0x000080b5
    [0-9a-f]+:  4801            ldr     r0, \[pc, #4\]  ; .*
    [0-9a-f]+:  f7ff efda       blx     [0-9a-f]+ .*
    [0-9a-f]+:  46c0            nop                     ; .*
    [0-9a-f]+:  000080a1        .word   0x000080a1

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.