OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [synthesis/] [actel/] [design_constraints.post.sdc] - Rev 222

Go to most recent revision | Compare with Previous | Blame | View Log

# Design Constraints

create_clock -name oscclk  -period 20.0 -waveform [list 0.0 10.0]  oscclk
create_clock -name dco_clk -period 62.5 -waveform [list 0.0 31.25] pll_0:GLA

set_false_path -from {pbrst_n}
set_false_path -from {porst_n}

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.