



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Cyclone[®] V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in –C6 (fastest), –C7, and –C8 speed grades. Industrial grade devices are offered in the –I7 speed grade. Automotive devices are offered in the –A7 speed grade.

Related Information

[Cyclone V Device Overview](#)

Provides more information about the densities and packages of devices in the Cyclone V family.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Cyclone V devices.

Operating Conditions

Cyclone V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Cyclone V devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for Cyclone V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1: Absolute Maximum Ratings for Cyclone V Devices

Symbol	Description	Minimum	Maximum	Unit
V_{CC}	Core voltage and periphery circuitry power supply	-0.5	1.43	V
V_{CCPGM}	Configuration pins power supply	-0.5	3.90	V
V_{CC_AUX}	Auxiliary supply	-0.5	3.25	V
V_{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.90	V
V_{CCPD}	I/O pre-driver power supply	-0.5	3.90	V
V_{CCIO}	I/O power supply	-0.5	3.90	V
V_{CCA_FPLL}	Phase-locked loop (PLL) analog power supply	-0.5	3.25	V
V_{CCH_GXB}	Transceiver high voltage power	-0.5	3.25	V
V_{CCE_GXB}	Transceiver power	-0.5	1.50	V
V_{CCL_GXB}	Transceiver clock network power	-0.5	1.50	V
V_I	DC input voltage	-0.5	3.80	V
V_{CC_HPS}	HPS core voltage and periphery circuitry power supply	-0.5	1.43	V
V_{CCPD_HPS}	HPS I/O pre-driver power supply	-0.5	3.90	V
V_{CCIO_HPS}	HPS I/O power supply	-0.5	3.90	V
$V_{CCRSTCLK_HPS}$	HPS reset and clock input pins power supply	-0.5	3.90	V
V_{CCPLL_HPS}	HPS PLL analog power supply	-0.5	3.25	V
$V_{CC_AUX_SHARED}^{(1)}$	HPS auxiliary power supply	-0.5	3.25	V
I_{OUT}	DC output current per pin	-25	40	mA

⁽¹⁾ $V_{CC_AUX_SHARED}$ must be powered by the same source as V_{CC_AUX} for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices.

Symbol	Description	Minimum	Maximum	Unit
T_J	Operating junction temperature	-55	125	°C
T_{STG}	Storage temperature (no bias)	-65	150	°C

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 2: Maximum Allowed Overshoot During Transitions for Cyclone V Devices

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)	AC input voltage	3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
		4.15	9	%
		4.2	8	%
		4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
		4.5	0.6	%
		4.55	0.4	%
4.6	0.2	%		

Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Cyclone V devices.

Recommended Operating Conditions

Table 3: Recommended Operating Conditions for Cyclone V Devices

This table lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum ⁽²⁾	Typical	Maximum ⁽²⁾	Unit
V _{CC}	Core voltage, periphery circuitry power supply, transceiver physical coding sublayer (PCS) power supply, and transceiver PCI Express® (PCIe®) hard IP digital power supply	Devices without internal scrubbing feature	1.07	1.1	1.13	V
		Devices with internal scrubbing feature (with SC suffix) ⁽³⁾	1.12	1.15	1.18	V
V _{CC_AUX}	Auxiliary supply	—	2.375	2.5	2.625	V
V _{CCPD} ⁽⁴⁾	I/O pre-driver power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V

⁽²⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽³⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.

⁽⁴⁾ V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V. V_{CCPD} must be 3.3 V when V_{CCIO} is 3.3 V.

Symbol	Description	Condition	Minimum ⁽²⁾	Typical	Maximum ⁽²⁾	Unit
V _{CCIO}	I/O buffers power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.283	1.35	1.418	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	1.14	1.2	1.26	V
V _{CCPGM}	Configuration pins power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
V _{CCA_FPLL} ⁽⁵⁾	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
V _{CCBAT} ⁽⁶⁾	Battery back-up power supply (For design security volatile key register)	—	1.2	—	3.0	V
V _I	DC input voltage	—	-0.5	—	3.6	V
V _O	Output voltage	—	0	—	V _{CCIO}	V

⁽²⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁵⁾ PLL digital voltage is regulated from V_{CCA_FPLL}.

⁽⁶⁾ If you do not use the design security feature in Cyclone V devices, connect V_{CCBAT} to a 1.5-V, 2.5-V, or 3.0-V power supply. Cyclone V power-on reset (POR) circuitry monitors V_{CCBAT}. Cyclone V devices do not exit POR if V_{CCBAT} is not powered up.

Symbol	Description	Condition	Minimum ⁽²⁾	Typical	Maximum ⁽²⁾	Unit
T _J	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C
		Automotive	-40	—	125	°C
t _{RAMP} ⁽⁷⁾	Power supply ramp time	Standard POR	200µs	—	100ms	—
		Fast POR	200µs	—	4ms	—

Transceiver Power Supply Operating Conditions

Table 4: Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices

Symbol	Description	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
V _{CCH_GXBL}	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
V _{CCE_GXBL} ⁽⁹⁾⁽¹⁰⁾	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V
V _{CCL_GXBL} ⁽⁹⁾⁽¹⁰⁾	Clock network power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V

⁽²⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁷⁾ This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when HPS_PORSEL = 0 and t_{RAMP} specifications for fast POR when HPS_PORSEL = 1.

⁽⁸⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁹⁾ Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

⁽¹⁰⁾ Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

Related Information

- **PCIe Supported Configurations and Placement Guidelines**

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

- **6.144-Gbps Support Capability in Cyclone V GT Devices**

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.

HPS Power Supply Operating Conditions**Table 5: HPS Power Supply Operating Conditions for Cyclone V SX and ST Devices**

This table lists the steady-state voltage and current values expected from Cyclone V system-on-a-chip (SoC) devices with ARM[®]-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Cyclone V Devices table for the steady-state voltage values expected from the FPGA portion of the Cyclone V SoC devices.

Symbol	Description	Condition	Minimum ⁽¹¹⁾	Typical	Maximum ⁽¹¹⁾	Unit
V_{CC_HPS}	HPS core voltage and periphery circuitry power supply	—	1.07	1.1	1.13	V
$V_{CCPD_HPS}^{(12)}$	HPS I/O pre-driver power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V

⁽¹¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹²⁾ V_{CCPD_HPS} must be 2.5 V when V_{CCIO_HPS} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS} must be 3.0 V when V_{CCIO_HPS} is 3.0 V. V_{CCPD_HPS} must be 3.3 V when V_{CCIO_HPS} is 3.3 V.

Symbol	Description	Condition	Minimum ⁽¹¹⁾	Typical	Maximum ⁽¹¹⁾	Unit
V _{CCIO_HPS}	HPS I/O buffers power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V ⁽¹³⁾	1.283	1.35	1.418	V
		1.2 V	1.14	1.2	1.26	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
V _{CCPLL_HPS}	HPS PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
V _{CC_AUX_SHARED} ⁽¹⁴⁾	HPS auxiliary power supply	—	2.375	2.5	2.625	V

Related Information

Recommended Operating Conditions on page 5

Provides the steady-state voltage values for the FPGA portion of the device.

⁽¹¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹³⁾ V_{CCIO_HPS} 1.35 V is supported for HPS row I/O bank only.

⁽¹⁴⁾ V_{CC_AUX_SHARED} must be powered by the same source as V_{CC_AUX} for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices.

DC Characteristics

Supply Current and Power Consumption

Altera offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus® II PowerPlay Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

Related Information

- [PowerPlay Early Power Estimator User Guide](#)
Provides more information about power estimation tools.
- [PowerPlay Power Analysis chapter, Quartus II Handbook](#)
Provides more information about power estimation tools.

I/O Pin Leakage Current

Table 6: I/O Pin Leakage Current for Cyclone V Devices

Symbol	Description	Condition	Min	Typ	Max	Unit
I_I	Input pin	$V_I = 0\text{ V to }V_{CCIOMAX}$	-30	—	30	μA
I_{OZ}	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIOMAX}$	-30	—	30	μA

Bus Hold Specifications

Table 7: Bus Hold Parameters for Cyclone V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Parameter	Symbol	Condition	V_{CCIO} (V)												Unit
			1.2		1.5		1.8		2.5		3.0		3.3		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I_{SUSL}	$V_{IN} > V_{IL}$ (max)	8	—	12	—	30	—	50	—	70	—	70	—	μA
Bus-hold, high, sustaining current	I_{SUSH}	$V_{IN} < V_{IH}$ (min)	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	μA
Bus-hold, low, overdrive current	I_{ODL}	$0 V < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	μA
Bus-hold, high, overdrive current	I_{ODH}	$0 V < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	μA
Bus-hold trip point	V_{TRIP}	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 8: OCT Calibration Accuracy Specifications for Cyclone V Devices

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Calibration Accuracy			Unit
			-C6	-I7, -C7	-C8, -A7	
25- Ω R_S	Internal series termination with calibration (25- Ω setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	± 15	± 15	± 15	%
50- Ω R_S	Internal series termination with calibration (50- Ω setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	± 15	± 15	± 15	%
34- Ω and 40- Ω R_S	Internal series termination with calibration (34- Ω and 40- Ω setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2$	± 15	± 15	± 15	%
48- Ω , 60- Ω , and 80- Ω R_S	Internal series termination with calibration (48- Ω , 60- Ω , and 80- Ω setting)	$V_{CCIO} = 1.2$	± 15	± 15	± 15	%
50- Ω R_T	Internal parallel termination with calibration (50- Ω setting)	$V_{CCIO} = 2.5, 1.8, 1.5, 1.2$	-10 to +40	-10 to +40	-10 to +40	%
20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω R_T	Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting)	$V_{CCIO} = 1.5, 1.35, 1.25$	-10 to +40	-10 to +40	-10 to +40	%
60- Ω and 120- Ω R_T	Internal parallel termination with calibration (60- Ω and 120- Ω setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40	-10 to +40	%
25- Ω $R_{S_left_shift}$	Internal left shift series termination with calibration (25- Ω $R_{S_left_shift}$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	± 15	± 15	± 15	%

OCT Without Calibration Resistance Tolerance Specifications

Table 9: OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices

This table lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Resistance Tolerance			Unit
			-C6	-I7, -C7	-C8, -A7	
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCIO} = 1.2	±35	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCIO} = 1.2	±35	±50	±50	%
100-Ω R _D	Internal differential termination (100-Ω setting)	V _{CCIO} = 2.5	±25	±40	±40	%

Figure 1: Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left(1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

The definitions for the equation are as follows:

- The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- R_{SCAL} is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.
- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 10: OCT Variation after Power-Up Calibration for Cyclone V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0°C to 85°C .

Symbol	Description	V_{CCIO} (V)	Value	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.100	% / mV
		2.5	0.100	
		1.8	0.100	
		1.5	0.100	
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	% / $^{\circ}\text{C}$
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	

Pin Capacitance

Table 11: Pin Capacitance for Cyclone V Devices

Symbol	Description	Value	Unit
C_{IOTB}	Input capacitance on top and bottom I/O pins	6	pF
C_{IOLR}	Input capacitance on left and right I/O pins	6	pF
C_{OUTFB}	Input capacitance on dual-purpose clock output and feedback pins	6	pF

Hot Socketing

Table 12: Hot Socketing Specifications for Cyclone V Devices

Symbol	Description	Maximum	Unit
$I_{IOPIN} (DC)$	DC current per I/O pin	300	μA
$I_{IOPIN} (AC)$	AC current per I/O pin	8 ⁽¹⁵⁾	mA
$I_{XCVR-TX} (DC)$	DC current per transceiver transmitter (TX) pin	100	mA
$I_{XCVR-RX} (DC)$	DC current per transceiver receiver (RX) pin	50	mA

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

⁽¹⁵⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

Table 13: Internal Weak Pull-Up Resistor Values for Cyclone V Devices

Symbol	Description	Condition (V) ⁽¹⁶⁾	Value ⁽¹⁷⁾	Unit
R _{PU}	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V _{CCIO} = 3.3 ±5%	25	kΩ
		V _{CCIO} = 3.0 ±5%	25	kΩ
		V _{CCIO} = 2.5 ±5%	25	kΩ
		V _{CCIO} = 1.8 ±5%	25	kΩ
		V _{CCIO} = 1.5 ±5%	25	kΩ
		V _{CCIO} = 1.35 ±5%	25	kΩ
		V _{CCIO} = 1.25 ±5%	25	kΩ
		V _{CCIO} = 1.2 ±5%	25	kΩ

Related Information**Cyclone V Device Family Pin Connection Guidelines**

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

I/O Standard Specifications

Tables in this section list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Cyclone V devices.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

⁽¹⁶⁾ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.

⁽¹⁷⁾ Valid with ±10% tolerances to cover changes over PVT.

Single-Ended I/O Standards

Table 14: Single-Ended I/O Standards for Cyclone V Devices

I/O Standard	V_{CCIO} (V)			V_{IL} (V)		V_{IH} (V)		V_{OL} (V)	V_{OH} (V)	$I_{OL}^{(18)}$ (mA)	$I_{OH}^{(18)}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	2	-2
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
3.0-V PCI	2.85	3	3.15	—	$0.3 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	$0.35 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2

⁽¹⁸⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 15: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices

I/O Standard	V_{CCIO} (V)			V_{REF} (V)			V_{TT} (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$V_{REF} - 0.04$	V_{REF}	$V_{REF} + 0.04$
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	$V_{REF} - 0.04$	V_{REF}	$V_{REF} + 0.04$
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	$V_{CCIO}/2$	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	$V_{CCIO}/2$	—
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$	—	$V_{CCIO}/2$	—
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	—	—	—

Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 16: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Cyclone V Devices

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	V_{OL} (V)	V_{OH} (V)	$I_{OL}^{(19)}$ (mA)	$I_{OH}^{(19)}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.3$	$V_{REF} - 0.31$	$V_{REF} + 0.31$	$V_{TT} - 0.608$	$V_{TT} + 0.608$	8.1	-8.1
SSTL-2 Class II	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCIO} + 0.3$	$V_{REF} - 0.31$	$V_{REF} + 0.31$	$V_{TT} - 0.81$	$V_{TT} + 0.81$	16.2	-16.2
SSTL-18 Class I	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{TT} - 0.603$	$V_{TT} + 0.603$	6.7	-6.7
SSTL-18 Class II	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	0.28	$V_{CCIO} - 0.28$	13.4	-13.4
SSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.16$	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
SSTL-125	—	$V_{REF} - 0.85$	$V_{REF} + 0.85$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8

⁽¹⁹⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	V_{OL} (V)	V_{OH} (V)	$I_{OL}^{(19)}$ (mA)	$I_{OH}^{(19)}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
HSTL-12 Class II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16
HSUL-12	—	$V_{REF} - 0.13$	$V_{REF} + 0.13$	—	$V_{REF} - 0.22$	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	—	—

Differential SSTL I/O Standards

Table 17: Differential SSTL I/O Standards for Cyclone V Devices

I/O Standard	V_{CCIO} (V)			$V_{SWING(DC)}$ (V)		$V_{X(AC)}$ (V)			$V_{SWING(AC)}$ (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.2$	—	$V_{CCIO}/2 + 0.2$	0.62	$V_{CCIO} + 0.6$
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.175$	—	$V_{CCIO}/2 + 0.175$	0.5	$V_{CCIO} + 0.6$
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	⁽²⁰⁾	$V_{CCIO}/2 - 0.15$	—	$V_{CCIO}/2 + 0.15$	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-135	1.283	1.35	1.45	0.18	⁽²⁰⁾	$V_{CCIO}/2 - 0.15$	$V_{CCIO}/2$	$V_{CCIO}/2 + 0.15$	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$

⁽¹⁹⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

⁽²⁰⁾ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).

I/O Standard	V_{CCIO} (V)			$V_{SWING(DC)}$ (V)		$V_{X(AC)}$ (V)			$V_{SWING(AC)}$ (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max
SSTL-125	1.19	1.25	1.31	0.18	(20)	$V_{CCIO}/2 - 0.15$	$V_{CCIO}/2$	$V_{CCIO}/2 + 0.15$	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$

Differential HSTL and HSUL I/O Standards

Table 18: Differential HSTL and HSUL I/O Standards for Cyclone V Devices

I/O Standard	V_{CCIO} (V)			$V_{DIF(DC)}$ (V)		$V_{X(AC)}$ (V)			$V_{CM(DC)}$ (V)			$V_{DIF(AC)}$ (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.78	—	1.12	0.78	—	1.12	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	$V_{CCIO} + 0.3$	—	$0.5 \times V_{CCIO}$	—	$0.4 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.6 \times V_{CCIO}$	0.3	$V_{CCIO} + 0.48$
HSUL-12	1.14	1.2	1.3	0.26	0.26	$0.5 \times V_{CCIO} - 0.12$	$0.5 \times V_{CCIO}$	$0.5 \times V_{CCIO} + 0.12$	$0.4 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.6 \times V_{CCIO}$	0.44	0.44

Differential I/O Standard Specifications

Table 19: Differential I/O Standard Specifications for Cyclone V Devices

Differential inputs are powered by V_{CCPD} which requires 2.5 V.

I/O Standard	V_{CCIO} (V)			V_{ID} (mV) ⁽²¹⁾			$V_{ICM(DC)}$ (V)			V_{OD} (V) ⁽²²⁾			V_{OCM} (V) ⁽²²⁾⁽²³⁾		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices table.														
2.5 V LVDS ⁽²⁴⁾	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	$D_{MAX} \leq 700$ Mbps	1.80	0.247	—	0.6	1.125	1.25	1.375
							1.05	$D_{MAX} > 700$ Mbps	1.55						
BLVDS ⁽²⁵⁾ (26)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—	—
RSDS (HIO) ⁽²⁷⁾	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.25	—	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽²⁸⁾	2.375	2.5	2.625	200	—	600	0.300	—	1.425	0.25	—	0.6	1	1.2	1.4

⁽²¹⁾ The minimum V_{ID} value is applicable over the entire common mode range, V_{CM} .

⁽²²⁾ R_L range: $90 \leq R_L \leq 110 \Omega$.

⁽²³⁾ This applies to default pre-emphasis setting only.

⁽²⁴⁾ For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rate above 700 Mbps and 0.00 V to 1.85 V for data rate below 700 Mbps.

⁽²⁵⁾ There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.

⁽²⁶⁾ For more information about BLVDS interface support in Altera devices, refer to AN522: Implementing Bus LVDS Interface in Supported Altera Device Families.

⁽²⁷⁾ For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

⁽²⁸⁾ For optimized mini-LVDS receiver performance, the receiver voltage input range must be within 0.300 V to 1.425 V.

I/O Standard	V_{CCIO} (V)			V_{ID} (mV) ⁽²¹⁾			$V_{ICM(DC)}$ (V)			V_{OD} (V) ⁽²²⁾			V_{OCM} (V) ⁽²²⁾⁽²³⁾		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
LVPECL ⁽²⁹⁾	—	—	—	300	—	—	0.60	$D_{MAX} \leq 700$ Mbps	1.80	—	—	—	—	—	—
							1.00	$D_{MAX} > 700$ Mbps	1.60						
SLVS	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	—	1.80	—	—	—	—	—	—
Sub-LVDS	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	—	1.80	—	—	—	—	—	—
HiSpi	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	—	1.80	—	—	—	—	—	—

Related Information

- [AN522: Implementing Bus LVDS Interface in Supported Altera Device Families](#)
Provides more information about BLVDS interface support in Altera devices.
- [Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices](#) on page 24
Provides the specifications for transmitter, receiver, and reference clock I/O pin.

Switching Characteristics

This section provides performance characteristics of Cyclone V core and periphery blocks.

⁽²¹⁾ The minimum V_{ID} value is applicable over the entire common mode range, V_{CM} .

⁽²²⁾ R_L range: $90 \leq R_L \leq 110 \Omega$.

⁽²³⁾ This applies to default pre-emphasis setting only.

⁽²⁹⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

Transceiver Performance Specifications

Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices

Table 20: Reference Clock Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Supported I/O standards	1.2 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL ⁽³¹⁾ , HCSL, and LVDS										
Input frequency from REFCLK input pins ⁽³²⁾	—	27	—	550	27	—	550	27	—	550	MHz
Rise time	Measure at ± 60 mV of differential signal ⁽³³⁾	—	—	400	—	—	400	—	—	400	ps
Fall time	Measure at ± 60 mV of differential signal ⁽³³⁾	—	—	400	—	—	400	—	—	400	ps
Duty cycle	—	45	—	55	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	2000	200	—	2000	200	—	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	30	—	33	kHz

⁽³⁰⁾ Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

⁽³¹⁾ Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

⁽³²⁾ The reference clock frequency must be ≥ 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For more information about CPRI 6.144 Gbps, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

⁽³³⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Spread-spectrum downspread	PCIe	—	0 to –0.5%	—	—	0 to –0.5%	—	—	0 to –0.5%	—	—
On-chip termination resistors	—	—	100	—	—	100	—	—	100	—	Ω
V _{ICM} (AC coupled)	—	V _{CCE_GXBL} supply ⁽³⁴⁾⁽³⁵⁾			V _{CCE_GXBL} supply			V _{CCE_GXBL} supply			V
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	—	550	250	—	550	250	—	550	mV
Transmitter _{REFCLK} phase noise ⁽³⁶⁾	10 Hz	—	—	–50	—	—	–50	—	—	–50	dBc/Hz
	100 Hz	—	—	–80	—	—	–80	—	—	–80	dBc/Hz
	1 KHz	—	—	–110	—	—	–110	—	—	–110	dBc/Hz
	10 KHz	—	—	–120	—	—	–120	—	—	–120	dBc/Hz
	100 KHz	—	—	–120	—	—	–120	—	—	–120	dBc/Hz
	≥1 MHz	—	—	–130	—	—	–130	—	—	–130	dBc/Hz
R _{REF}	—	—	2000 ±1%	—	—	2000 ±1%	—	—	2000 ±1%	—	Ω

⁽³⁰⁾ Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

⁽³⁴⁾ Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

⁽³⁵⁾ Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

⁽³⁶⁾ The transmitter _{REFCLK} phase jitter is 30 ps p-p at bit error rate (BER) 10⁻¹².

Table 21: Transceiver Clocks Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	—	125	—	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	100/125 ⁽³⁷⁾	75	—	100/125 ⁽³⁷⁾	75	—	100/125 ⁽³⁷⁾	MHz

Table 22: Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Supported I/O standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS										
Data rate ⁽³⁸⁾	—	614	—	5000/6144 ⁽³⁵⁾	614	—	3125	614	—	2500	Mbps
Absolute V _{MAX} for a receiver pin ⁽³⁹⁾	—	—	—	1.2	—	—	1.2	—	—	1.2	V
Absolute V _{MIN} for a receiver pin	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	—	—	1.6	V

⁽³⁷⁾ The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the PCIe hard IP block is not enabled.

⁽³⁸⁾ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

⁽³⁹⁾ The device cannot tolerate prolonged operation at this absolute maximum.

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Maximum peak-to-peak differential input voltage V_{ID} (diff p-p) after device configuration	—	—	—	2.2	—	—	2.2	—	—	2.2	V
Minimum differential eye opening at the receiver serial input pins ⁽⁴⁰⁾	—	110	—	—	110	—	—	110	—	—	mV
Differential on-chip termination resistors	85- Ω setting	—	85	—	—	85	—	—	85	—	Ω
	100- Ω setting	—	100	—	—	100	—	—	100	—	Ω
	120- Ω setting	—	120	—	—	120	—	—	120	—	Ω
	150- Ω setting	—	150	—	—	150	—	—	150	—	Ω
V_{ICM} (AC coupled)	2.5 V PCML, LVPECL, and LVDS	V_{CCE_GXBL} supply ⁽³⁴⁾⁽³⁵⁾			V_{CCE_GXBL} supply			V_{CCE_GXBL} supply			V
	1.5 V PCML	0.65 ⁽⁴¹⁾ /0.8									V
t_{LTR} ⁽⁴²⁾	—	—	—	10	—	—	10	—	—	10	μ s
t_{LTD} ⁽⁴³⁾	—	—	—	4	—	—	4	—	—	4	μ s
t_{LTD_manual} ⁽⁴⁴⁾	—	—	—	4	—	—	4	—	—	4	μ s

⁽⁴⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the Receiver Equalization feature. If you enable the Receiver Equalization feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

⁽⁴¹⁾ The AC coupled V_{ICM} is 650 mV for PCIe mode only.

⁽⁴²⁾ t_{LTR} is the time required for the receive clock data recovery (CDR) to lock to the input reference clock frequency after coming out of reset.

⁽⁴³⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the `rx_is_lockedtodata` signal goes high.

⁽⁴⁴⁾ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the `rx_is_lockedtodata` signal goes high when the CDR is functioning in the manual mode.

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{LTR_LTD_manual}$ ⁽⁴⁵⁾	—	15	—	—	15	—	—	15	—	—	μ s
Programmable ppm detector ⁽⁴⁶⁾	—	$\pm 62.5, 100, 125, 200, 250, 300, 500, \text{ and } 1000$									ppm
Run length	—	—	—	200	—	—	200	—	—	200	UI
Programmable equalization AC and DC gain	AC gain setting = 0 to 3 ⁽⁴⁷⁾ DC gain setting = 0 to 1	Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices and CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices diagrams.									dB

Table 23: Transmitter Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Supported I/O standards		1.5 V PCML									
Data rate	—	614	—	5000/ 6144 ⁽³⁵⁾	614	—	3125	614	—	2500	Mbps
V_{OCM} (AC coupled)	—	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	85- Ω setting	—	85	—	—	85	—	—	85	—	Ω
	100- Ω setting	—	100	—	—	100	—	—	100	—	Ω
	120- Ω setting	—	120	—	—	120	—	—	120	—	Ω
	150- Ω setting	—	150	—	—	150	—	—	150	—	Ω

⁽⁴⁵⁾ $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_lockedtoref` signal goes high when the CDR is functioning in the manual mode.

⁽⁴⁶⁾ The rate matcher supports only up to ± 300 parts per million (ppm).

⁽⁴⁷⁾ The Quartus II software allows AC gain setting = 3 for design with data rate between 614 Mbps and 1.25 Gbps only.

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Intra-differential pair skew	TX $V_{CM} = 0.65$ V and slew rate of 15 ps	—	—	15	—	—	15	—	—	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×6 PMA bonded mode	—	—	180	—	—	180	—	—	180	ps
Inter-transceiver block transmitter channel-to-channel skew	×N PMA bonded mode	—	—	500	—	—	500	—	—	500	ps

Table 24: CMU PLL Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Supported data range	—	614	—	5000/ 6144 ⁽³⁵⁾	614	—	3125	614	—	2500	Mbps
fPLL supported data range	—	614	—	3125	614	—	3125	614	—	2500	Mbps

Table 25: Transceiver-FPGA Fabric Interface Specifications for Cyclone V GX, GT, SX, and ST Devices


Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Interface speed (single-width mode)	—	25	—	187.5	25	—	187.5	25	—	163.84	MHz
Interface speed (double-width mode)	—	25	—	163.84	25	—	163.84	25	—	156.25	MHz

Related Information

- [CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain](#) on page 31
- [CTLE Response at Data Rates \$\leq\$ 3.25 Gbps across Supported AC Gain and DC Gain](#) on page 32
- [PCIe Supported Configurations and Placement Guidelines](#)
Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.
- [6.144-Gbps Support Capability in Cyclone V GT Devices](#)
Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.


CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain

Figure 2: Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices



CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

Figure 3: CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices



Typical TX V_{OD} Setting for Cyclone V Transceiver Channels with termination of 100 Ω

Table 26: Typical TX V_{OD} Setting for Cyclone V Transceiver Channels with termination of 100 Ω

Symbol	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)
V _{OD} differential peak-to-peak typical	6 ⁽⁴⁹⁾	120	34	680
	7 ⁽⁴⁹⁾	140	35	700
	8 ⁽⁴⁹⁾	160	36	720
	9	180	37	740
	10	200	38	760
	11	220	39	780
	12	240	40	800
	13	260	41	820
	14	280	42	840
	15	300	43	860
	16	320	44	880
	17	340	45	900
	18	360	46	920
	19	380	47	940
	20	400	48	960
	21	420	49	980
	22	440	50	1000
	23	460	51	1020
	24	480	52	1040

⁽⁴⁸⁾ Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

Symbol	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)	V _{OD} Setting ⁽⁴⁸⁾	V _{OD} Value (mV)
	25	500	53	1060
	26	520	54	1080
	27	540	55	1100
	28	560	56	1120
	29	580	57	1140
	30	600	58	1160
	31	620	59	1180
	32	640	60	1200
	33	660		

Transmitter Pre-Emphasis Levels

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Cyclone V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy $|B| + |C| \leq 60$ where $|B| = V_{OD}$ setting with termination value, $R_{TERM} = 100 \Omega$ and $|C| = 1st$ post tap pre-emphasis setting.
- $|B| - |C| > 5$ for data rates < 5 Gbps and $|B| - |C| > 8.25$ for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} - 1)\% < 600\%$, where $V_{MAX} = |B| + |C|$ and $V_{MIN} = |B| - |C|$.

⁽⁴⁸⁾ Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

⁽⁴⁹⁾ Only valid for data rates ≤ 5 Gbps.

Exception for PCIe Gen2 design:

- V_{OD} setting = 50 and pre-emphasis setting = 22 are allowed for PCIe Gen2 design with transmit de-emphasis -6dB setting (`pipe_txdeemp = 1'b0`) using Altera PCIe Hard IP and PIPE IP cores.
- V_{OD} setting = 50 and pre-emphasis setting = 12 are allowed for PCIe Gen2 design with transmit de-emphasis -3.5dB setting (`pipe_txdeemp = 1'b1`) using Altera PCIe Hard IP and PIPE IP cores.

For example, when $V_{OD} = 800$ mV, the corresponding V_{OD} value setting is 40. The following conditions show that the 1st post tap pre-emphasis setting = 2 is valid:

- $|B| + |C| \leq 60 \rightarrow 40 + 2 = 42$
- $|B| - |C| > 5 \rightarrow 40 - 2 = 38$
- $(V_{MAX}/V_{MIN} - 1)\% < 600\% \rightarrow (42/38 - 1)\% = 10.52\%$

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Cyclone V HSSI HSPICE models.

Table 27: Transmitter Pre-Emphasis Levels for Cyclone V Devices

Quartus II 1st Post Tap Pre-Emphasis Setting	Quartus II V_{OD} Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
0	0	0	0	0	0	0	0	dB
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB
5	—	4.19	2.55	2.1	1.76	1.49	1.26	dB
6	—	5.08	3.11	2.56	2.17	1.83	1.56	dB
7	—	5.99	3.71	3.06	2.58	2.18	1.87	dB
8	—	6.92	4.22	3.47	2.93	2.48	2.11	dB
9	—	7.92	4.86	4	3.38	2.87	2.46	dB
10	—	9.04	5.46	4.51	3.79	3.23	2.77	dB
11	—	10.2	6.09	5.01	4.23	3.61	—	dB

Quartus II 1st Post Tap Pre-Emphasis Setting	Quartus II V _{OD} Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
12	—	11.56	6.74	5.51	4.68	3.97	—	dB
13	—	12.9	7.44	6.1	5.12	4.36	—	dB
14	—	14.44	8.12	6.64	5.57	4.76	—	dB
15	—	—	8.87	7.21	6.06	5.14	—	dB
16	—	—	9.56	7.73	6.49	—	—	dB
17	—	—	10.43	8.39	7.02	—	—	dB
18	—	—	11.23	9.03	7.52	—	—	dB
19	—	—	12.18	9.7	8.02	—	—	dB
20	—	—	13.17	10.34	8.59	—	—	dB
21	—	—	14.2	11.1	—	—	—	dB
22	—	—	15.38	11.87	—	—	—	dB
23	—	—	—	12.67	—	—	—	dB
24	—	—	—	13.48	—	—	—	dB
25	—	—	—	14.37	—	—	—	dB
26	—	—	—	—	—	—	—	dB
27	—	—	—	—	—	—	—	dB
28	—	—	—	—	—	—	—	dB
29	—	—	—	—	—	—	—	dB
30	—	—	—	—	—	—	—	dB
31	—	—	—	—	—	—	—	dB

Related Information**[SPICE Models for Altera Devices](#)**

Provides the Cyclone V HSSI HSPICE models.

Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Cyclone V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.

Table 28: Transceiver Compliance Specification for All Supported Protocol for Cyclone V GX, GT, SX, and ST Devices

Protocol	Sub-protocol	Data Rate (Mbps)
PCIe	PCIe Gen1	2,500
	PCIe Gen2 ⁽⁵⁰⁾	5,000
	PCIe Cable	2,500
XAUI	XAUI 2135	3,125
Serial RapidIO® (SRIO)	SRIO 1250 SR	1,250
	SRIO 1250 LR	1,250
	SRIO 2500 SR	2,500
	SRIO 2500 LR	2,500
	SRIO 3125 SR	3,125
	SRIO 3125 LR	3,125
	SRIO 5000 SR	5,000
	SRIO 5000 MR	5,000
	SRIO 5000 LR	5,000

⁽⁵⁰⁾ For PCIe Gen2 sub-protocol, Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

Protocol	Sub-protocol	Data Rate (Mbps)
Common Public Radio Interface (CPRI)	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII ⁽⁵¹⁾	4,915.2
	CPRI E60LVII ⁽⁵¹⁾	6,144
Gbps Ethernet (GbE)	GbE 1250	1,250
OBSAI	OBSAI 768	768
	OBSAI 1536	1,536
	OBSAI 3072	3,072
Serial digital interface (SDI)	SDI 270 SD	270
	SDI 1485 HD	1,485
	SDI 2970 3G	2,970
VbyOne	VbyOne 3750	3,750

⁽⁵¹⁾ For CPRI E48LVII and E60LVII, Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the Transceiver Protocol Configurations in Cyclone V Devices chapter.

Protocol	Sub-protocol	Data Rate (Mbps)
HiGig+	HIGIG 3750	3,750

Related Information

- [PCIe Supported Configurations and Placement Guidelines](#)

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

- [6.144-Gbps Support Capability in Cyclone V GT Devices](#)

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.

Core Performance Specifications

Clock Tree Specifications

Table 29: Clock Tree Specifications for Cyclone V Devices

Parameter	Performance			Unit
	-C6	-C7, -I7	-C8, -A7	
Global clock and Regional clock	550	550	460	MHz
Peripheral clock	155	155	155	MHz

PLL Specifications

Table 30: PLL Specifications for Cyclone V Devices

This table lists the Cyclone V PLL block specifications. Cyclone V PLL block does not include HPS PLL.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f_{IN}	Input clock frequency	-C6 speed grade	5	—	670 ⁽⁵²⁾	MHz
		-C7, -I7 speed grades	5	—	622 ⁽⁵²⁾	MHz
		-C8, -A7 speed grades	5	—	500 ⁽⁵²⁾	MHz
f_{INPFD}	Integer input clock frequency to the phase frequency detector (PFD)	—	5	—	325	MHz
f_{FINPFD}	Fractional input clock frequency to the PFD	—	50	—	160	MHz
f_{VCO} ⁽⁵³⁾	PLL voltage-controlled oscillator (VCO) operating range	-C6, -C7, -I7 speed grades	600	—	1600	MHz
		-C8, -A7 speed grades	600	—	1300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	—	40	—	60	%
f_{OUT}	Output frequency for internal global or regional clock	-C6, -C7, -I7 speed grades	—	—	550 ⁽⁵⁴⁾	MHz
		-C8, -A7 speed grades	—	—	460 ⁽⁵⁴⁾	MHz

⁽⁵²⁾ This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

⁽⁵³⁾ The VCO frequency reported by the Quartus II software takes into consideration the VCO post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

⁽⁵⁴⁾ This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{OUT_EXT}}$	Output frequency for external clock output	-C6, -C7, -I7 speed grades	—	—	667 ⁽⁵⁴⁾	MHz
		-C8, -A7 speed grades	—	—	533 ⁽⁵⁴⁾	MHz
t_{OUTDUTY}	Duty cycle for external clock output (when set to 50%)	—	45	50	55	%
t_{FCOMP}	External feedback clock compensation time	—	—	—	10	ns
$t_{\text{DYCONFIGCLK}}$	Dynamic configuration clock for <code>mgmt_clk</code> and <code>scanclk</code>	—	—	—	100	MHz
t_{LOCK}	Time required to lock from end-of-device configuration or deassertion of <code>areset</code>	—	—	—	1	ms
t_{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	—	1	ms
f_{CLBW}	PLL closed-loop bandwidth	Low	—	0.3	—	MHz
		Medium	—	1.5	—	MHz
		High ⁽⁵⁵⁾	—	4	—	MHz
$t_{\text{PLL_PSERR}}$	Accuracy of PLL phase shift	—	—	—	±50	ps
t_{ARESET}	Minimum pulse width on the <code>areset</code> signal	—	10	—	—	ns
t_{INCCJ} ⁽⁵⁶⁾⁽⁵⁷⁾	Input clock cycle-to-cycle jitter	$F_{\text{REF}} \geq 100$ MHz	—	—	0.15	UI (p-p)
		$F_{\text{REF}} < 100$ MHz	—	—	±750	ps (p-p)

⁽⁵⁵⁾ High bandwidth PLL settings are not supported in external feedback mode.

⁽⁵⁶⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

⁽⁵⁷⁾ F_{REF} is f_{IN}/N , specification applies when $N = 1$.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{\text{OUTPJ_DC}}^{(58)}$	Period jitter for dedicated clock output in integer PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	300	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	30	mUI (p-p)
$t_{\text{FOUTPJ_DC}}^{(58)}$	Period jitter for dedicated clock output in fractional PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	425 ⁽⁶¹⁾ , 300 ⁽⁵⁹⁾	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	42.5 ⁽⁶¹⁾ , 30 ⁽⁵⁹⁾	mUI (p-p)
$t_{\text{OUTCCJ_DC}}^{(58)}$	Cycle-to-cycle jitter for dedicated clock output in integer PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	300	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	30	mUI (p-p)
$t_{\text{FOUTCCJ_DC}}^{(58)}$	Cycle-to-cycle jitter for dedicated clock output in fractional PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	425 ⁽⁶¹⁾ , 300 ⁽⁵⁹⁾	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	42.5 ⁽⁶¹⁾ , 30 ⁽⁵⁹⁾	mUI (p-p)
$t_{\text{OUTPJ_IO}}^{(58)(60)}$	Period jitter for clock output on a regular I/O in integer PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	650	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	65	mUI (p-p)
$t_{\text{FOUTPJ_IO}}^{(58)(60)(61)}$	Period jitter for clock output on a regular I/O in fractional PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	650	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	65	mUI (p-p)
$t_{\text{OUTCCJ_IO}}^{(58)(60)}$	Cycle-to-cycle jitter for clock output on regular I/O in integer PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	650	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	65	mUI (p-p)
$t_{\text{FOUTCCJ_IO}}^{(58)(60)(61)}$	Cycle-to-cycle jitter for clock output on regular I/O in fractional PLL	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	650	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	65	mUI (p-p)
$t_{\text{CASC_OUTPJ_DC}}^{(58)(62)}$	Period jitter for dedicated clock output in cascaded PLLs	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	300	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	30	mUI (p-p)

⁽⁵⁸⁾ Peak-to-peak jitter with a probability level of 10^{-12} (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Memory Output Clock Jitter Specification for Cyclone V Devices table.

⁽⁵⁹⁾ This specification only covers fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be $\geq 1200 \text{ MHz}$.

⁽⁶⁰⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Cyclone V Devices table.

⁽⁶¹⁾ This specification only covers fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be $\geq 1000 \text{ MHz}$.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t_{DRIFT}	Frequency drift after PFDENA is disabled for a duration of 100 μs	—	—	—	± 10	%
dK_{BIT}	Bit number of Delta Sigma Modulator (DSM)	—	8	24	32	Bits
k_{VALUE}	Numerator of fraction	—	128	8388608	2147483648	—
f_{RES}	Resolution of VCO frequency	$f_{\text{INPFD}} = 100 \text{ MHz}$	390625	5.96	0.023	Hz

Related Information

Memory Output Clock Jitter Specifications on page 50

Provides more information about the external memory interface clock output jitter specifications.

⁽⁶²⁾ The cascaded PLL specification is only applicable with the following conditions:

- Upstream PLL: $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
- Downstream PLL: $\text{Downstream PLL BW} > 2 \text{ MHz}$

DSP Block Performance Specifications

Table 31: DSP Block Performance Specifications for Cyclone V Devices

	Mode	Performance			Unit
		-C6	-C7, -I7	-C8, -A7	
Modes using One DSP Block	Independent 9×9 multiplication	340	300	260	MHz
	Independent 18×19 multiplication	287	250	200	MHz
	Independent 18×18 multiplication	287	250	200	MHz
	Independent 27×27 multiplication	250	200	160	MHz
	Independent 18×25 multiplication	310	250	200	MHz
	Independent 20×24 multiplication	310	250	200	MHz
	Two 18×19 multiplier adder mode	310	250	200	MHz
18×18 multiplier added summed with 36-bit input	310	250	200	MHz	
Modes using Two DSP Blocks	Complex 18×19 multiplication	310	250	200	MHz

Memory Block Performance Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Quartus II software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Table 32: Memory Block Performance Specifications for Cyclone V Devices

Memory	Mode	Resources Used		Performance			Unit
		ALUTs	Memory	-C6	-C7, -I7	-C8, -A7	
MLAB	Single port, all supported widths	0	1	420	350	300	MHz
	Simple dual-port, all supported widths	0	1	420	350	300	MHz
	Simple dual-port with read and write at the same address	0	1	340	290	240	MHz
	ROM, all supported width	0	1	420	350	300	MHz
M10K Block	Single-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	275	240	180	MHz
	True dual port, all supported widths	0	1	315	275	240	MHz
	ROM, all supported widths	0	1	315	275	240	MHz

Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 33: High-Speed I/O Specifications for Cyclone V Devices

When J = 1 or 2, bypass the serializer/deserializer (SERDES) block.

For LVDS applications, you must use the PLLs in integer PLL mode. This is achieved by using the LVDS clock network.

The Cyclone V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol		Condition	-C6			-C7, -I7			-C8, -A7			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK_in}}$ (input clock frequency) True Differential I/O Standards		Clock boost factor $W = 1$ to $40^{(63)}$	5	—	437.5	5	—	420	5	—	320	MHz
$f_{\text{HCLK_in}}$ (input clock frequency) Single-Ended I/O Standards		Clock boost factor $W = 1$ to $40^{(63)}$	5	—	320	5	—	320	5	—	275	MHz
$f_{\text{HCLK_OUT}}$ (output clock frequency)		—	5	—	420	5	—	370	5	—	320	MHz
Transmitter	True Differential I/O Standards - f_{HSDR} (data rate)	SERDES factor $J = 4$ to $10^{(64)}$	⁽⁶⁵⁾	—	840	⁽⁶⁵⁾	—	740	⁽⁶⁵⁾	—	640	Mbps

⁽⁶³⁾ Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

⁽⁶⁴⁾ The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽⁶⁵⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

Symbol	Condition	-C6			-C7, -I7			-C8, -A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
	SERDES factor J = 1 to 2, uses DDR registers	(65)	—	(66)	(65)	—	(66)	(65)	—	(66)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks- f_{HSDR} (data rate) ⁽⁶⁷⁾	SERDES factor J = 4 to 10	(65)	—	640	(65)	—	640	(65)	—	550	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - f_{HSDR} (data rate)	SERDES factor J = 4 to 10	(65)	—	170	(65)	—	170	(65)	—	170	Mbps
$t_{\text{x Jitter}}$ -True Differential I/O Standards ⁽⁶⁷⁾	Total Jitter for Data Rate, 600 Mbps – 840 Mbps	—	—	350	—	—	380	—	—	500	ps
	Total Jitter for Data Rate < 600Mbps	—	—	0.21	—	—	0.23	—	—	0.30	UI
$t_{\text{x Jitter}}$ -Emulated Differential I/O Standards with Three External Output Resistor Networks	Total Jitter for Data Rate < 640Mbps	—	—	500	—	—	500	—	—	500	ps

⁽⁶⁶⁾ The maximum ideal data rate is the SERDES factor (J) \times PLL max output frequency (f_{out}), provided you can close the design timing and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

⁽⁶⁷⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

Symbol	Condition	-C6			-C7, -I7			-C8, -A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{x\text{Jitter}}$ -Emulated Differential I/O Standards with One External Output Resistor Network	Total Jitter for Data Rate < 640Mbps	—	—	0.15	—	—	0.15	—	—	0.15	UI
t_{DUTY}	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
t_{RISE} and t_{FALL}	True Differential I/O Standards	—	—	200	—	—	200	—	—	200	ps
	Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	250	—	—	250	—	—	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	—	—	300	—	—	300	—	—	300	ps

Symbol		Condition	-C6			-C7, -I7			-C8, -A7			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
TCCS		True Differential I/O Standards	—	—	200	—	—	250	—	—	250	ps
		Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	300	—	—	300	—	—	300	ps
		Emulated Differential I/O Standards with One External Output Resistor Network	—	—	300	—	—	300	—	—	300	ps
Receiver	f_{HSDR} (data rate)	SERDES factor J = 4 to 10 ⁽⁶⁴⁾	⁽⁶⁵⁾	—	875 ⁽⁶⁷⁾	⁽⁶⁵⁾	—	840 ⁽⁶⁷⁾	⁽⁶⁵⁾	—	640 ⁽⁶⁷⁾	Mbps
		SERDES factor J = 1 to 2, uses DDR registers	⁽⁶⁵⁾	—	⁽⁶⁶⁾	⁽⁶⁵⁾	—	⁽⁶⁶⁾	⁽⁶⁵⁾	—	⁽⁶⁶⁾	Mbps
Sampling Window		—	—	—	350	—	—	350	—	—	350	ps

DLL Frequency Range Specifications

Table 34: DLL Frequency Range Specifications for Cyclone V Devices

Parameter	-C6	-C7, -17	-C8	Unit
DLL operating frequency range	167 – 400	167 – 400	167 – 333	MHz

DQS Logic Block Specifications

Table 35: DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Cyclone V Devices

This error specification is the absolute maximum and minimum error.

Number of DQS Delay Buffer	-C6	-C7, -17	-C8	Unit
2	40	80	80	ps

Memory Output Clock Jitter Specifications

Table 36: Memory Output Clock Jitter Specifications for Cyclone V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10^{-12} , equivalent to 14 sigma.

Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.


Parameter	Clock Network	Symbol	-C6		-C7, -17		-C8		Unit
			Min	Max	Min	Max	Min	Max	
Clock period jitter	PHYCLK	$t_{JIT(per)}$	-60	60	-70	70	-70	70	ps
Cycle-to-cycle period jitter	PHYCLK	$t_{JIT(cc)}$	—	90	—	100	—	100	ps

OCT Calibration Block Specifications

Table 37: OCT Calibration Block Specifications for Cyclone V Devices

Symbol	Description	Min	Typ	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
T_{OCTCAL}	Number of OCTUSRCLK clock cycles required for R_S OCT/ R_T OCT calibration	—	1000	—	Cycles
$T_{OCTSHIFT}$	Number of OCTUSRCLK clock cycles required for OCT code to shift out	—	32	—	Cycles
T_{RS_RT}	Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT	—	2.5	—	ns

Figure 4: Timing Diagram for `oe` and `dyn_term_ctrl` Signals



Duty Cycle Distortion (DCD) Specifications

Table 38: Worst-Case DCD on Cyclone V I/O Pins

The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Symbol	-C6		-C7, -I7		-C8, -A7		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

HPS Specifications

This section provides HPS specifications and timing for Cyclone V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six clock cycles of HPS_CLK1.

HPS Clock Performance

Table 39: HPS Clock Performance for Cyclone V Devices

Symbol/Description	-C6	-C7, -I7	-A7	-C8	Unit
mpu_base_clk (microprocessor unit clock)	925	800	700	600	MHz
main_base_clk (L3/L4 interconnect clock)	400	400	350	300	MHz
h2f_user0_clk	100	100	100	100	MHz
h2f_user1_clk	100	100	100	100	MHz
h2f_user2_clk	200	200	160	160	MHz

HPS PLL Specifications

HPS PLL VCO Frequency Range

Table 40: HPS PLL VCO Frequency Range for Cyclone V Devices

Description	Speed Grade	Minimum	Maximum	Unit
VCO range	-C7, -I7, -A7, -C8	320	1,600	MHz
	-C6	320	1,850	MHz

HPS PLL Input Clock Range

The HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS_CLK1 and HPS_CLK2 inputs.

Related Information

[Clock Select, Booting and Configuration chapter](#)

Provides more information about the clock range for different values of clock select (CSEL).

HPS PLL Input Jitter

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

$$\text{Maximum input jitter} = \text{Input clock period} \times \text{Divide value (N)} \times 0.02$$

Table 41: Examples of Maximum Input Jitter

Input Reference Clock Period	Divide Value (N)	Maximum Jitter	Unit
40 ns	1	0.8	ns
40 ns	2	1.6	ns
40 ns	4	3.2	ns


Quad SPI Flash Timing Characteristics

Table 42: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Typ	Max	Unit
F_{clk}	CLK clock frequency	—	—	108	MHz
$T_{duty\ cycle}$	QSPI_CLK duty cycle	45	—	55	%
$T_{dss\ first}$	Output delay QSPI_SS valid before first clock edge	—	1/2 cycle of QSPI_CLK	—	ns
$T_{dss\ last}$	Output delay QSPI_SS valid after last clock edge	-1	—	1	ns
T_{dio}	I/O data output delay	-1	—	1	ns
$T_{din\ max}$	Maximum data input delay from falling edge of QSPI_CLK to data arrival at SoC. The delay field of the <code>qspi_regs.rddatacap</code> register can be programmed to adjust the capture logic of the incoming data.	—	—	—	—

Figure 5: Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



SPI Timing Characteristics

Table 43: SPI Master Timing Requirements for Cyclone V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T_{clk}	CLK clock period	—	16.67	ns
$T_{duty\ cycle}$	SPI_CLK duty cycle	45	55	%
$T_{dss\ first}$	Output delay SPI_SS valid before first clock edge	8	—	ns
$T_{dss\ last}$	Output delay SPI_SS valid after last clock edge	8	—	ns
T_{dio}	Master-out slave-in (MOSI) output delay	-1	1	ns
$T_{din\ max}$	Maximum data input delay from falling edge of SPI_CLK to data arrival at SoC. The RX sample delay register can be programmed to control the capture of input data.	—	500	ns

Figure 6: SPI Master Timing Diagram





Table 44: SPI Slave Timing Requirements for Cyclone V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T_{clk}	CLK clock period	20	—	ns
T_s	MOSI Setup time	5	—	ns
T_h	MOSI Hold time	5	—	ns
T_{suss}	Setup time SPI_SS valid before first clock edge	8	—	ns
T_{hss}	Hold time SPI_SS valid after last clock edge	8	—	ns
T_d	Master-in slave-out (MISO) output delay	—	6	ns

Figure 7: SPI Slave Timing Diagram




SD/MMC Timing Characteristics

Table 45: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Max	Unit
T_{clk}	SDMMC_CLK_OUT clock period (High speed mode)	20	—	ns
	SDMMC_CLK_OUT clock period (Default speed mode)	40	—	ns
T_{duty}	SDMMC_CLK_OUT duty cycle	45	55	%
T_d	SDMMC_CMD/SDMMC_D output delay	—	6	ns

Symbol	Description	Min	Max	Unit
T_{dinmax}	Maximum input delay from rising edge of SDMMC_CLK to data arrival at SoC	—	25	ns

Figure 8: SD/MMC Timing Diagram




USB Timing Characteristics

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 46: USB Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	USB CLK clock period	—	16.67	—	ns
T_d	CLK to USB_STP/USB_DATA[7:0] output delay	4.4	—	11	ns
T_{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	—	—	ns
T_h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	—	—	ns

Figure 9: USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 47: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Typ	Max	Unit
T_{clk} (1000Base-T)	TX_CLK clock period	—	8	—	ns
T_{clk} (100Base-T)	TX_CLK clock period	—	40	—	ns
T_{clk} (10Base-T)	TX_CLK clock period	—	400	—	ns
T_{duty}	TX_CLK duty cycle	45	—	55	%
T_d	TX_CLK to TXD/TX_CTL output data delay	-0.85	—	0.15	ns

Figure 10: RGMII TX Timing Diagram






Table 48: RGMII RX Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Typ	Unit
T_{clk} (1000Base-T)	RX_CLK clock period	—	8	ns
T_{clk} (100Base-T)	RX_CLK clock period	—	40	ns
T_{clk} (10Base-T)	RX_CLK clock period	—	400	ns
T_{su}	RX_D/RX_CTL setup time	1	—	ns
T_h	RX_D/RX_CTL hold time	1	—	ns

Figure 11: RGMII RX Timing Diagram**Table 49: Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices**

Symbol	Description	Min	Typ	Unit
T_{clk}	MDC clock period	—	400	ns
T_d	MDC to MDIO output data delay	10	—	ns
T_s	Setup time for MDIO data	10	—	ns
T_h	Hold time for MDIO data	0	—	ns


Figure 12: MDIO Timing Diagram



I²C Timing Characteristics

Table 50: I²C Timing Requirements for Cyclone V Devices

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T_{clk}	Serial clock (SCL) clock period	—	10	—	2.5	μ s
$T_{clkhigh}$	SCL high time	4.7	—	0.6	—	μ s
T_{clklow}	SCL low time	4	—	1.3	—	μ s
T_s	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1	—	μ s
T_h	Hold time for SCL to SDA data	0	3.45	0	0.9	μ s
T_d	SCL to SDA output data delay	—	0.2	—	0.2	μ s
T_{su_start}	Setup time for a repeated start condition	4.7	—	0.6	—	μ s
T_{hd_start}	Hold time for a repeated start condition	4	—	0.6	—	μ s
T_{su_stop}	Setup time for a stop condition	4	—	0.6	—	μ s

Figure 13: I²C Timing Diagram

NAND Timing Characteristics

Table 51: NAND ONFI 1.0 Timing Requirements for Cyclone V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the c4 output of the main HPS PLL and timing registers provided in the NAND controller.

Symbol	Description	Min	Max	Unit
$T_{wp}^{(68)}$	Write enable pulse width	10	—	ns
$T_{wh}^{(68)}$	Write enable hold time	7	—	ns
$T_{rp}^{(68)}$	Read enable pulse width	10	—	ns
$T_{reh}^{(68)}$	Read enable hold time	7	—	ns
$T_{clesu}^{(68)}$	Command latch enable to write enable setup time	10	—	ns
$T_{cleh}^{(68)}$	Command latch enable to write enable hold time	5	—	ns
$T_{cesu}^{(68)}$	Chip enable to write enable setup time	15	—	ns
$T_{ceh}^{(68)}$	Chip enable to write enable hold time	5	—	ns
$T_{alesu}^{(68)}$	Address latch enable to write enable setup time	10	—	ns
$T_{aleh}^{(68)}$	Address latch enable to write enable hold time	5	—	ns
$T_{dsu}^{(68)}$	Data to write enable setup time	10	—	ns

⁽⁶⁸⁾ Timing of the NAND interface is controlled through the NAND configuration registers.

Symbol	Description	Min	Max	Unit
$T_{dh}^{(68)}$	Data to write enable hold time	5	—	ns
T_{cea}	Chip enable to data access time	—	25	ns
T_{rea}	Read enable to data access time	—	16	ns
T_{rhz}	Read enable to data high impedance	—	100	ns
T_{rr}	Ready to read enable low	20	—	ns

Figure 14: NAND Command Latch Timing Diagram




Figure 15: NAND Address Latch Timing Diagram




Figure 16: NAND Data Write Timing Diagram





Figure 17: NAND Data Read Timing Diagram



ARM Trace Timing Characteristics

Table 52: ARM Trace Timing Requirements for Cyclone V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Max	Unit
CLK clock period	12.5	—	ns
CLK maximum duty cycle	45	55	%
CLK to D0 –D7 output data delay	–1	1	ns

UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

GPIO Interface

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 μ s. The pulse width is based on a debounce clock frequency of 1 MHz.

CAN Interface

The maximum controller area network (CAN) data rate is 1 Mbps.

HPS JTAG Timing Specifications

Table 53: HPS JTAG Timing Parameters and Values for Cyclone V Devices

Symbol	Description	Min	Max	Unit
t_{JCP}	TCK clock period	30	—	ns
t_{JCH}	TCK clock high time	14	—	ns
t_{JCL}	TCK clock low time	14	—	ns
$t_{JPSU(TDI)}$	TDI JTAG port setup time	2	—	ns
$t_{JPSU(TMS)}$	TMS JTAG port setup time	3	—	ns
t_{JPH}	JTAG port hold time	5	—	ns
t_{JPCO}	JTAG port clock to output	—	12 ⁽⁶⁹⁾	ns
t_{JPZX}	JTAG port high impedance to valid output	—	14 ⁽⁶⁹⁾	ns
t_{JPXZ}	JTAG port valid output to high impedance	—	14 ⁽⁶⁹⁾	ns

Configuration Specifications

This section provides configuration specifications and timing for Cyclone V devices.

⁽⁶⁹⁾ A 1-ns adder is required for each V_{CCIO_HPS} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO_HPS} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

POR Specifications

Table 54: Fast and Standard POR Delay Specification for Cyclone V Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 ⁽⁷⁰⁾	ms
Standard	100	300	ms

Related Information

[MSEL Pin Settings](#)

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

FPGA JTAG Configuration Timing

Table 55: FPGA JTAG Timing Parameters and Values for Cyclone V Devices

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30, 167 ⁽⁷¹⁾	—	ns
t _{JCH}	TCK clock high time	14	—	ns
t _{JCL}	TCK clock low time	14	—	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	1	—	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	—	ns
t _{JPH}	JTAG port hold time	5	—	ns
t _{JPCO}	JTAG port clock to output	—	11 ⁽⁷²⁾	ns
t _{JPZX}	JTAG port high impedance to valid output	—	14 ⁽⁷²⁾	ns

⁽⁷⁰⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

⁽⁷¹⁾ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

⁽⁷²⁾ A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

Symbol	Description	Min	Max	Unit
t_{JPXZ}	JTAG port valid output to high impedance	—	14 ⁽⁷²⁾	ns

FPP Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP $\times 16$ where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Cyclone V devices use additional clock cycles to decrypt and decompress the configuration data. If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio - 1) clock cycles after the last data is latched into the Cyclone V device.

Table 56: DCLK-to-DATA[] Ratio for Cyclone V Devices

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
	On	On	2
FPP (16-bit wide)	Off	Off	1
	On	Off	2
	Off	On	4
	On	On	4

FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP $\times 8$ and FPP $\times 16$. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Cyclone V Devices table.

Table 57: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t_{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t_{CFG}	nCONFIG low pulse width	2	—	μ s
t_{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁷³⁾	μ s
t_{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 ⁽⁷⁴⁾	μ s
t_{CF2CK} ⁽⁷⁵⁾	nCONFIG high to first rising edge on DCLK	1506	—	μ s
t_{ST2CK} ⁽⁷⁵⁾	nSTATUS high to first rising edge of DCLK	2	—	μ s
t_{DSU}	DATA[] setup time before rising edge on DCLK	5.5	—	ns
t_{DH}	DATA[] hold time after rising edge on DCLK	0	—	ns
t_{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
t_{CLK}	DCLK period	$1/f_{MAX}$	—	s
f_{MAX}	DCLK frequency (FPP $\times 8/ \times 16$)	—	125	MHz
t_{CD2UM}	CONF_DONE high to user mode ⁽⁷⁶⁾	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 \times maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR \text{ period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

⁽⁷³⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.

⁽⁷⁴⁾ You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

⁽⁷⁵⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽⁷⁶⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Related Information**FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

FPP Configuration Timing when DCLK-to-DATA[] >1**Table 58: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices**

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t_{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t_{CFG}	nCONFIG low pulse width	2	—	μ s
t_{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁷⁷⁾	μ s
t_{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 ⁽⁷⁸⁾	μ s
$t_{CF2CK}^{(79)}$	nCONFIG high to first rising edge on DCLK	1506	—	μ s
$t_{ST2CK}^{(79)}$	nSTATUS high to first rising edge of DCLK	2	—	μ s
t_{DSU}	DATA[] setup time before rising edge on DCLK	5.5	—	ns
t_{DH}	DATA[] hold time after rising edge on DCLK	$N - 1/f_{DCLK}^{(80)}$	—	s
t_{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
t_{CLK}	DCLK period	$1/f_{MAX}$	—	s
f_{MAX}	DCLK frequency (FPP $\times 8/ \times 16$)	—	125	MHz
t_R	Input rise time	—	40	ns

⁽⁷⁷⁾ This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽⁷⁸⁾ This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

⁽⁷⁹⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽⁸⁰⁾ N is the DCLK-to-DATA[] ratio and f_{DCLK} is the DCLK frequency of the system.

Symbol	Parameter	Minimum	Maximum	Unit
t_F	Input fall time	—	40	ns
t_{CD2UM}	CONF_DONE high to user mode ⁽⁸¹⁾	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Related Information**FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

AS Configuration Timing

Table 59: AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Cyclone V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Minimum	Maximum	Unit
t_{CO}	DCLK falling edge to the AS_DATA0/ASDO output	—	2	ns
t_{SU}	Data setup time before the falling edge on DCLK	1.5	—	ns
t_{DH}	Data hold time after the falling edge on DCLK	0	—	ns
t_{CD2UM}	CONF_DONE high to user mode	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—

⁽⁸¹⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Symbol	Parameter	Minimum	Maximum	Unit
T _{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Related Information

- [PS Configuration Timing](#) on page 73
- [AS Configuration Timing](#)
Provides the AS configuration timing waveform.

DCLK Frequency Specification in the AS Configuration Scheme

Table 60: DCLK Frequency Specification in the AS Configuration Scheme

This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Parameter	Minimum	Typical	Maximum	Unit
DCLK frequency in AS configuration scheme	5.3	7.9	12.5	MHz
	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz

PS Configuration Timing

Table 61: PS Timing Parameters for Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2	—	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁸²⁾	μs

⁽⁸²⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 ⁽⁸³⁾	μ s
t_{CF2CK} ⁽⁸⁴⁾	nCONFIG high to first rising edge on DCLK	1506	—	μ s
t_{ST2CK} ⁽⁸⁴⁾	nSTATUS high to first rising edge of DCLK	2	—	μ s
t_{DSU}	DATA[] setup time before rising edge on DCLK	5.5	—	ns
t_{DH}	DATA[] hold time after rising edge on DCLK	0	—	ns
t_{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
t_{CLK}	DCLK period	$1/f_{MAX}$	—	s
f_{MAX}	DCLK frequency	—	125	MHz
t_{CD2UM}	CONF_DONE high to user mode ⁽⁸⁵⁾	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR \text{ period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Related Information**PS Configuration Timing**

Provides the PS configuration timing waveform.

⁽⁸³⁾ You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

⁽⁸⁴⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽⁸⁵⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Initialization

Table 62: Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	T_{init}
CLKUSR ⁽⁸⁶⁾	PS and FPP	125	
	AS	100	
DCLK	PS and FPP	125	

⁽⁸⁶⁾ To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Configuration Files

Table 63: Uncompressed .rbf Sizes for Cyclone V Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ Serial Configuration Device ⁽⁸⁷⁾
Cyclone V E ⁽⁸⁸⁾	A2	21,061,120	275,608	EPCQ64
	A4	21,061,120	275,608	EPCQ64
	A5	33,958,400	322,072	EPCQ128
	A7	56,167,392	435,288	EPCQ128
	A9	102,871,616	400,408	EPCQ256
Cyclone V GX	C3	14,510,752	320,280	EPCQ32
	C4	33,958,400	322,072	EPCQ128
	C5	33,958,400	322,072	EPCQ128
	C7	56,167,392	435,288	EPCQ128
	C9	102,871,616	400,408	EPCQ256
Cyclone V GT	D5	33,958,400	322,072	EPCQ128
	D7	56,167,392	435,288	EPCQ128
	D9	102,871,616	400,408	EPCQ256

⁽⁸⁷⁾ The recommended EPCQ serial configuration devices are able to store more than one image.

⁽⁸⁸⁾ No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ Serial Configuration Device ⁽⁸⁷⁾
Cyclone V SE ⁽⁸⁸⁾	A2 ⁽⁸⁹⁾	33,958,400	322,072	EPCQ128
	A4 ⁽⁸⁹⁾	33,958,400	322,072	EPCQ128
	A5	56,057,472	324,888	EPCQ128
	A6	56,057,472	324,888	EPCQ128
Cyclone V SX	C2 ⁽⁸⁹⁾	33,958,400	322,072	EPCQ128
	C4 ⁽⁸⁹⁾	33,958,400	322,072	EPCQ128
	C5	56,057,472	324,888	EPCQ128
	C6	56,057,472	324,888	EPCQ128
Cyclone V ST	D5	56,057,472	324,888	EPCQ128
	D6	56,057,472	324,888	EPCQ128

⁽⁸⁷⁾ The recommended EPCQ serial configuration devices are able to store more than one image.

⁽⁸⁹⁾ This device will be supported in a future release of the Quartus II software.

Minimum Configuration Time Estimation

Table 64: Minimum Configuration Time Estimation for Cyclone V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Cyclone V Devices table.

Variant	Member Code	Active Serial ⁽⁹⁰⁾			Fast Passive Parallel ⁽⁹¹⁾		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V E	A2	4	100	53	16	125	11
	A4	4	100	53	16	125	11
	A5	4	100	85	16	125	17
	A7	4	100	140	16	125	28
	A9	4	100	257	16	125	51
Cyclone V GX	C3	4	100	36	16	125	7
	C4	4	100	85	16	125	17
	C5	4	100	85	16	125	17
	C7	4	100	140	16	125	28
	C9	4	100	257	16	125	51
Cyclone V GT	D5	4	100	85	16	125	17
	D7	4	100	140	16	125	28
	D9	4	100	257	16	125	51
Cyclone V SE	A2	4	100	85	16	125	17
	A4	4	100	85	16	125	17
	A5	4	100	140	16	125	28
	A6	4	100	140	16	125	28

⁽⁹⁰⁾ DCLK frequency of 100 MHz using external CLKUSR.

Variant	Member Code	Active Serial ⁽⁹⁰⁾			Fast Passive Parallel ⁽⁹¹⁾		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V SX	C2	4	100	85	16	125	17
	C4	4	100	85	16	125	17
	C5	4	100	140	16	125	28
	C6	4	100	140	16	125	28
Cyclone V ST	D5	4	100	140	16	125	28
	D6	4	100	140	16	125	28

Related Information

[Configuration Files](#) on page 76

Remote System Upgrades

Table 65: Remote System Upgrade Circuitry Timing Specifications for Cyclone V Devices

Parameter	Minimum	Unit
$t_{RU_nCONFIG}$ ⁽⁹²⁾	250	ns
$t_{RU_nRSTIMER}$ ⁽⁹³⁾	250	ns

Related Information

- [Remote System Upgrade State Machine](#)
Provides more information about configuration reset (RU_CONFIG) signal.

⁽⁹⁰⁾ DCLK frequency of 100 MHz using external CLKUSR.

⁽⁹¹⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

⁽⁹¹⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

⁽⁹²⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

⁽⁹³⁾ This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

- [User Watchdog Timer](#)
Provides more information about reset_timer (RU_nRSTIMER) signal.

User Watchdog Internal Oscillator Frequency Specifications

Table 66: User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

[Cyclone V I/O Timing Spreadsheet](#)

Provides the Cyclone V Excel-based I/O timing spreadsheet.

Programmable IOE Delay

Table 67: I/O element (IOE) Programmable Delay for Cyclone V Devices

Parameter ⁽⁹⁴⁾	Available Settings	Minimum Offset ⁽⁹⁵⁾	Fast Model		Slow Model					Unit
			Industrial	Commercial	-C6	-C7	-C8	-I7	-A7	
D1	32	0	0.508	0.517	0.971	1.187	1.194	1.179	1.160	ns

⁽⁹⁴⁾ You can set this value in the Quartus II software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.

⁽⁹⁵⁾ Minimum offset does not include the intrinsic delay.

Parameter ⁽⁹⁴⁾	Available Settings	Minimum Offset ⁽⁹⁵⁾	Fast Model		Slow Model					Unit
			Industrial	Commercial	-C6	-C7	-C8	-I7	-A7	
D3	8	0	1.761	1.793	3.291	4.022	3.961	3.999	3.929	ns
D4	32	0	0.510	0.519	1.180	1.187	1.195	1.180	1.160	ns
D5	32	0	0.508	0.517	0.970	1.186	1.194	1.179	1.179	ns

Programmable Output Buffer Delay

Table 68: Programmable Output Buffer Delay for Cyclone V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Symbol	Parameter	Typical	Unit
D _{OUTBUF}	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps



Glossary



Table 69: Glossary


Term	Definition
Differential I/O standards	Receiver Input Waveforms



⁽⁹⁴⁾ You can set this value in the Quartus II software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.


⁽⁹⁵⁾ Minimum offset does not include the intrinsic delay.

Term	Definition
	<p>Single-Ended Waveform</p>  <p>Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground</p> <p>Differential Waveform</p>  <p>$p - n = 0V$</p>
	<p>Transmitter Output Waveforms</p>

Term	Definition
	<p>Single-Ended Waveform</p>  <p>Positive Channel (p) = V_{OH} Negative Channel (n) = V_{OL} Ground</p> <p>Differential Waveform</p>  <p>$p - n = 0V$</p>
f_{HSCLK}	Left/right PLL input clock frequency.
f_{HSDR}	High-speed I/O block—Maximum/minimum LVDS data transfer rate ($f_{HSDR} = 1/TUI$).
J	High-speed I/O block—Deserialization factor (width of parallel data bus).

Term	Definition
JTAG timing specifications	<p data-bbox="667 207 1003 240">JTAG Timing Specifications</p>  <p>The diagram illustrates the timing specifications for JTAG signals. It shows four signals: TMS, TDI, TCK, and TDO. TMS and TDI are shown as high pulses. TCK is a clock signal. TDO is shown as a high pulse during the capture phase. The timing parameters are defined as follows:</p> <ul style="list-style-type: none"> t_{JCP}: JTAG Capture Period t_{JCH}: JTAG Capture Hold t_{JCL}: JTAG Capture Latency t_{JPSU}: JTAG Period Setup t_{JPH}: JTAG Period Hold t_{JPZX}: JTAG Period Zero t_{JPCO}: JTAG Period Capture Offset

Term	Definition
<p>PLL specifications</p>	<p>Diagram of PLL specifications</p>  <p>The diagram illustrates the PLL architecture. It starts with two clock inputs: CLK (divided by 4) and Core Clock. These inputs feed into a Switchover block. The output of the Switchover goes through a divider block labeled 'N', producing frequency f_{IN}. This signal then passes through a Phase-Frequency Detector (PFD), a Charge Pump (CP), a Loop Filter (LF), and a Voltage-Controlled Oscillator (VCO) to produce frequency f_{VCO}. A feedback path labeled 'External Feedback' branches off before the PFD and goes through a Delta Sigma Modulator back to the PFD. The f_{VCO} signal then passes through a counter block (Counters CO..C17) to produce f_{OUT}. This output is then distributed to CLKOUT Pins (labeled f_{OUT_EXT}), GCLK, and RCLK.</p> <p>Legend Reconfigurable in User Mode</p> <p>Note: (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>
<p>R_L</p>	<p>Receiver differential input discrete resistor (external to the Cyclone V device).</p>
<p>Sampling window (SW)</p>	<p>Timing diagram—The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p>  <p>The timing diagram shows a horizontal axis representing time. A long double-headed arrow above the axis is labeled 'Bit Time'. Below the axis, a rectangular box represents the 'Sampling Window (SW)'. The window is centered within the bit time. On either side of the window, there are two segments: the first is labeled '0.5 x TCCS' and the second is labeled 'RSKM'. The total width of the window is labeled 'Sampling Window (SW)'.</p>

Term	Definition
Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p>  <p>The diagram shows a trapezoidal waveform representing a signal transition. The signal starts at a high level V_{OH}, falls through a threshold V_{REF} to a low level V_{OL}, and then rises back through V_{REF} to a high level. The AC thresholds are $V_{IH(AC)}$ and $V_{IL(AC)}$, and the DC thresholds are $V_{IH(DC)}$ and $V_{IL(DC)}$. The supply rails are V_{CCIO} and V_{SS}.</p>
t_C	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
t_{DUTY}	High-speed I/O block—Duty cycle on high-speed transmitter output clock.

Term	Definition
t_{FALL}	Signal high-to-low transition time (80–20%)
t_{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input
$t_{\text{OUTPJ_IO}}$	Period jitter on the GPIO driven by a PLL
$t_{\text{OUTPJ_DC}}$	Period jitter on the dedicated clock output driven by a PLL
t_{RISE}	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = 1/ (Receiver Input Clock Frequency Multiplication Factor) = t_c/w)
$V_{\text{CM(DC)}}$	DC common mode input voltage.
V_{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.
V_{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
$V_{\text{DIF(AC)}}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
$V_{\text{DIF(DC)}}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
V_{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
$V_{\text{IH(AC)}}$	High-level AC input voltage
$V_{\text{IH(DC)}}$	High-level DC input voltage
V_{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
$V_{\text{IL(AC)}}$	Low-level AC input voltage
$V_{\text{IL(DC)}}$	Low-level DC input voltage
V_{OCM}	Output common mode voltage—The common mode of the differential signal at the transmitter.
V_{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
V_{SWING}	Differential input voltage
V_{X}	Input differential cross point voltage

Term	Definition
V_{OX}	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

Document Revision History

Date	Version	Changes
June 2015	2015.06.12	<ul style="list-style-type: none"> Updated the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Cyclone V Devices table: <ul style="list-style-type: none"> True RSDS output standard: data rates of up to 360 Mbps True mini-LVDS output standard: data rates of up to 400 Mbps Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash. Updated T_h location in I²C Timing Diagram. Updated T_{wp} location in NAND Address Latch Timing Diagram. Updated the maximum value for t_{CO} from 4 ns to 2 ns in AS Timing Parameters for AS $\times 1$ and $\times 4$ Configurations in Cyclone V Devices table. Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices chapter. <ul style="list-style-type: none"> FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1 FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1 AS Configuration Timing Waveform PS Configuration Timing Waveform
March 2015	2015.03.31	<ul style="list-style-type: none"> Added V_{CC} specifications for devices with internal scrubbing feature (with SC suffix) in Recommended Operating Conditions table. Corrected the unit for t_{DH} from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices table.

Date	Version	Changes
January 2015	2015.01.23	<ul style="list-style-type: none">• Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps. Updated the note in the following tables:<ul style="list-style-type: none">• Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices• Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices• Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices• Updated the description for $V_{CC_AUX_SHARED}$ to “HPS auxiliary power supply”. Added a note to state that $V_{CC_AUX_SHARED}$ must be powered by the same source as V_{CC_AUX} for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices. Updated in the following tables:<ul style="list-style-type: none">• Absolute Maximum Ratings for Cyclone V Devices• HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices• Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.• Updated the conditions for transceiver reference clock rise time and fall time: Measure at ± 60 mV of differential signal. Added a note to the conditions: $REFCLK$ performance requires to meet transmitter $REFCLK$ phase noise specification.• Updated f_{VCO} maximum value from 1400 MHz to 1600 MHz for -C7 and -I7 speed grades in the PLL specifications table.• Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.• Added the following notes in the High-Speed I/O Specifications for Cyclone V Devices table:<ul style="list-style-type: none">• The Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output buffer types on all I/O banks.• The Cyclone V devices support true mini-LVDS output standard with data rates of up to 340 Mbps using true LVDS output buffer types on all I/O banks.• Updated HPS Clock Performance $main_base_clk$ specifications from 462 MHz to 400 MHz for -C6 speed grade.• Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C7, -I7, -A7, and -C8 speed grades) and 1,850 MHz (for -C6 speed grade).• Changed the symbol for HPS PLL input jitter divide value from NR to N.

Date	Version	Changes
		<ul style="list-style-type: none"> • Removed “Slave select pulse width (Texas Instruments SSP mode)” parameter from the following tables: <ul style="list-style-type: none"> • SPI Master Timing Requirements for Cyclone V Devices • SPI Slave Timing Requirements for Cyclone V Devices • Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board. • Added HPS JTAG timing specifications. • Updated the configuration .rbf size (bits) for Cyclone V devices. • Added a note to Uncompressed .rbf Sizes for Cyclone V Devices table: The recommended EPCQ serial configuration devices are able to store more than one image.
July 2014	3.9	<ul style="list-style-type: none"> • Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. • Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. • Updated “Minimum differential eye opening at the receiver serial input pins” specification in Table 20. • Updated h2f_user2_clk specification for –C6, –C7, and –I7 speed grades in Table 34. • Updated description in “HPS PLL Specifications” section. • Updated VCO range maximum specification in Table 35. • Updated T_d and T_h specifications in Table 41. • Added T_h specification in Table 43 and Figure 10. • Updated a note in Figure 17, Figure 18, and Figure 20 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. • Removed “Remote update only in AS mode” specification in Table 54. • Added DCLK device initialization clock source specification in Table 56. • Added description in “Configuration Files” section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. • Added “Recommended EPCQ Serial Configuration Device” values in Table 57. • Removed $f_{MAX_RU_CLK}$ specification in Table 59.

Date	Version	Changes
February 2014	3.8	<ul style="list-style-type: none"> Updated $V_{CCRSTCLK_HPS}$ maximum specification in Table 1. Added $V_{CC_AUX_SHARED}$ specification in Table 1.
December 2013	3.7	<ul style="list-style-type: none"> Updated Table 1, Table 3, Table 19, Table 20, Table 23, Table 25, Table 27, Table 34, Table 44, Table 51, Table 52, Table 55, and Table 61. Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 24, Table 25, Table 26, Table 27, Table 28, Table 32, Table 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, Table 58, Table 59, Table 60, and Table 62.
November 2013	3.6	Updated Table 23, Table 30, and Table 31.
October 2013	3.5	<ul style="list-style-type: none"> Added “HPS PLL Specifications”. Added Table 23, Table 35, and Table 36. Updated Table 1, Table 5, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, Table 28, Table 34, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, and Table 53. Updated Figure 1, Figure 2, Figure 4, Figure 10, Figure 12, Figure 13, and Figure 16. Removed table: GPIO Pulse Width for Cyclone V Devices.
June 2013	3.4	<ul style="list-style-type: none"> Updated Table 20, Table 27, and Table 34. Updated “UART Interface” and “CAN Interface” sections. Removed the following tables: <ul style="list-style-type: none"> Table 45: UART Baud Rate for Cyclone V Devices Table 47: CAN Pulse Width for Cyclone V Devices
May 2013	3.3	<ul style="list-style-type: none"> Added Table 33. Updated Figure 5, Figure 6, Figure 17, Figure 19, and Figure 20. Updated Table 1, Table 4, Table 5, Table 10, Table 13, Table 19, Table 20, Table 26, Table 32, Table 35, Table 36, Table 43, Table 53, Table 54, Table 57, and Table 61.

Date	Version	Changes
March 2013	3.2	<ul style="list-style-type: none"> Added HPS reset information in the “HPS Specifications” section. Added Table 57. Updated Table 1, Table 2, Table 17, Table 20, Table 52, and Table 56. Updated Figure 18.
January 2013	3.1	Updated Table 4, Table 20, and Table 56.
November 2012	3.0	<ul style="list-style-type: none"> Updated Table 1, Table 4, Table 5, Table 9, Table 14, Table 16, Table 17, Table 19, Table 20, Table 25, Table 28, Table 52, Table 55, Table 56, and Table 59. Removed table: Transceiver Block Jitter Specifications for Cyclone V GX Devices. Added HPS information: <ul style="list-style-type: none"> Added “HPS Specifications” section. Added Table 33, Table 34, Table 35, Table 36, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, and Table 46. Added Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, and Figure 16. Updated Table 3.
June 2012	2.0	<p>Updated for the Quartus II software v12.0 release:</p> <ul style="list-style-type: none"> Restructured document. Removed “Power Consumption” section. Updated Table 1, Table 3, Table 19, Table 20, Table 25, Table 27, Table 28, Table 30, Table 31, Table 34, Table 36, Table 37, Table 38, Table 39, Table 41, Table 43, and Table 46. Added Table 22, Table 23, and Table 29. Added Figure 1 and Figure 2. Added “Initialization” and “Configuration Files” sections.

Date	Version	Changes
February 2012	1.2	<ul style="list-style-type: none">• Added automotive speed grade information.• Added Figure 2-1.• Updated Table 2-3, Table 2-8, Table 2-9, Table 2-19, Table 2-20, Table 2-21, Table 2-22, Table 2-23, Table 2-24, Table 2-25, Table 2-26, Table 2-27, Table 2-28, Table 2-30, Table 2-35, and Table 2-43.• Minor text edits.
November 2011	1.1	<ul style="list-style-type: none">• Added Table 2-5.• Updated Table 2-3, Table 2-4, Table 2-11, Table 2-13, Table 2-20, and Table 2-21.
October 2011	1.0	Initial release.