

OpenRISC 1200 version 2

Supplementary Programmer's Reference Manual

Jeremy Bennett

Revision 0.0.2 2 Jun 2010



Copyright

Copyright (C) 2010 Embecosm Limited and authors.

This work is licensed under the Creative Commons Attribution 2.0 UK: England & Wales License. To view a copy of this license, visit http://creativecommons.org/licenses/by/2.0/uk/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

This license means you are free:

- to copy, distribute, display, and perform the work
- to make derivative works

under the following conditions:

- Attribution. You must give the original author(s) credit;
- For any reuse or distribution, you must make clear to others the license terms of this work;
- Any of these conditions can be waived if you get permission from all of the copyright holders; and
- Nothing in this license impairs or restricts the author's moral rights.

www.opencores.org Revision 0.0.2 page 2 of 26



Revision History

When updating this revision history, ensure the bookmark *revno* is updated to reside on the latest revision number and *revdate* to reside on the revision date.

Revision	Date	Author	Description
0.0.1	27 Apr 2010	Jeremy Bennett	Initial draft, covering just PIC
0.0.2	2 Jun 2010	Jeremy Bennett	Documentation around lf.madd.s and FPU SPRs clarified



Table of Contents

1	About this Manual	<u>7</u>
	1.1 Introduction	7
	1.2 Authors and Contributors	
	1.3 Typography	<mark>7</mark>
	1.4 Conventions	
	1.5 Numbering	<u>8</u>
2	Architecture Overview	<u>9</u>
3	Addressing Modes and Operand Conventions	<u>10</u>
4	Register Set	<u>11</u>
5	Instruction Set	<u>12</u>
6	Exception Model	<u>13</u>
7	Memory Model	<u>14</u>
8	Memory Management	<u>15</u>
9	Cache Model and Cache Coherency	<u>16</u>
10	Debug Unit (Optional)	<u>17</u>
11	Performance Counters Unit (Optional)	<u>18</u>
12	Power Management (Optional)	<u>19</u>
13	Programmable Interrupt Controller (Optional)	<u>20</u>
	13.1 Features	20
	13.2 PIC Mask Register (PICMR)	
	13.3 PIC Status Register (PICSR)	<u>21</u>
14	Tick Timer Facility (Optional)	<u>23</u>
15	OpenRISC 1000 Implementations	<u>24</u>
16	Application Binary Interface	25



Acronyms & Abbreviations

ETLA	Extended TLA	
PIC	Programmable Interrupt Controller	
PICMR	PIC Mask Register	
PICSR	PIC Status Register	
TLA	Three Letter Acryonym	
UPR	Unit Present Register	

Table 1-1. Acronyms and Abbreviations



References

- Damjan Lampret, 6 Sep 01. *OpenRISC 1200 IP Core Specification*, rev 0.7. Available from www.opencores.org.
- 2 Igor Mohor, 14 Apr 04. SoC Debug Interface, rev 3.0. Available from www.opencores.org.
- 3 OpenCores, 25 Nov 05. *OpenRISC 1000 Architecture Manual*. Available from www.opencores.org.



1 About this Manual

1.1 Introduction

The OpenRISC 1000 system architecture manual [3] defines the architecture for a family of open-source, synthesizable RISC microprocessor cores. The OpenRISC 1200 is a 32-bit implementation of that architecture [1].

A new version of the OpenRISC 1200 was created by engineers from ORSoC AB in 2009 and published at www.opencores.org. This new version makes a number of improvements to the original implementation.

As the basis for design, the architecture and specification documents are fixed. This document exists to capture information about changes from those specifications and to give further detail and clarification where required.

This document is currently an OpenOffice document controlled under Subversion at www.opencores.org. Its dynamic nature means that it would be better represented in a Wiki, when that becomes available.

The chapters of the document match those in the architecture manual for convenience [3]. However this does mean that early revisions have a large number of empty chapters.

1.2 Authors and Contributors

The main authors are shown on the title page. However the contents of this document draw on the contributions of the wider OpenRISC community, who we list here in alphabetical order.

If you have contributed to this manual but your name isn't listed here, it is not meant as a slight—we simply don't know about it. Send an email to the author of the latest revision, and we'll correct the situation.

Name	Contribution
Julius Baxter	Advice on PIC operation
John Eaton	Advice on PIC operation
Raul Fajardo	Advice on PIC operation

Table 1-2. Contributors to this manual.

1.3 Typography

In this manual, fonts are used as follows:

- Programming examples are shown in a fixed width font, thus.
- Emphasis is shown *thus*, strong emphasis, **thus**.
- UPPER CASE items may be either acronyms or register mode fields that can be written by software. Some common acronyms appear in the glossary.



• Square brackets [] indicate an addressed field in a register or a numbered register in a register file.

However users should take advantage of the OpenOffice styles which have been created to enforce this.

1.4 Conventions

1.mnemonic	Identifies an ORBIS32/64 instruction.				
lv.mnemonic	Identifies an ORVDX32/64 instruction.				
lf.mnemonic	Identifies an ORFPX32/64 instruction.				
0x	Indicates a hexadecimal number.				
rA	Instruction syntax used to identify a general purpose register				
REG[FIELD]	Syntax used to identify specific bit(s) of a general or special purpose register. FIELD can be a name of one bit or a group of bits or a numerical range constructed from two values separated by a colon.				
X	In certain contexts, this indicates a 'don't care'.				
N	In certain contexts, this indicates an undefined numerical value.				
Implementation	An actual processor implementing the OpenRISC 1000 architecture.				
Unit	Sometimes referred to as a coprocessor. An implemented unit usually with some special registers and controlling instructions. It can be defined by the architecture or it may be custom.				
Exception	A vectored transfer of control to supervisor software through an exception vector table. A way in which a processor can request operating system assistance (division by zero, TLB miss, external interrupt etc).				
Privileged	An instruction (or register) that can only be executed (or accessed) when the processor is in supervisor mode (when SR[SM]=1).				

Table 1-3. Conventions

1.5 Numbering

All numbers are decimal or hexadecimal unless otherwise indicated. The prefix 0x indicates a hexadecimal number. Decimal numbers don't have a special prefix. Binary and other numbers are marked with their base.



2 Architecture Overview

www.opencores.org Revision 0.0.2 page 9 of 26



3 Addressing Modes and Operand Conventions

www.opencores.org Revision 0.0.2 page 10 of 26



4 Register Set

- 4.1 Features
- 4.2 Overview

4.3 Special Purpose Registers

Group 11 is shown as being reserved for the Floating Point Unit, although no registers are described (the floating point control status register, FPCSR, is in Group 0).

The floating point opcodes, lf.madd.d and lf.madd.s, in the original architecture manual refer to two floating point SPRs, FPMADDLO and FPMADDHI. However this appears to be an anomaly. This manual documents revised specifications, which are purely register based. See Section 5.4 for details.

- 4.4 General Purpose Registers
- 4.5 Support for Custom Number of GPRs
- 4.6 Supervision Register
- 4.7 Exception Program Counter Registers
- 4.8 Exception Effective Address Registers
- 4.9 Exception Supervision Registers
- 4.10Next and Previous Program Counter
- **4.11Floating Point Control Status Register**



5 Instruction Set

- 5.1 Features
- 5.2 Overview
- 5.3 ORBIS32/64

5.4 ORFPX32/64

This section is not separated from ORBIS32/64 in the original manual.

This manual documents changed instructions only.

lf.madd.d Multiply and Add Floating Point lf.madd.d Double Precision

31 26	25 21	20 16	15 11	10 . 8	7 0
opcode 0x32	D	A	В	reserved	opcode 0x17
6 bits	5 bits	5 bits	5 bits	3 bits	8 bits

Format:

lf.madd.d rD,rA,rB

Description

The contents of general purpose register rA are multipled by the contents of general purpose register rB, and added to the general purpose register rD.

32-bit Implementation

N/A

64-bit Implementation

$$rD[63:0] \leftarrow rA[63:0] * rB[63:0] + rD[63:0]$$

Exceptions

Floating Point



lf.madd.s Multiply and Add Floating Point lf.madd.s Single Precision

31 26 25 21 20					7 0
opcode 0x32	D	A	В	reserved	opcode 0x7
6 bits	5 bits	5 bits	5 bits	3 bits	8 bits

Format:

lf.madd.s rD,rA,rB

Description

The contents of general purpose register rA are multipled by the contents of general purpose register rB, and added to the general purpose register rD.

32-bit Implementation

$$rD[31:0] \leftarrow rA[31:0] * rB[31:0] + rD[31:0]$$

64-bit Implementation

$$rD[31:0] \leftarrow rA[31:0] * rB[31:0] + rD[31:0]$$

 $rD[63:32] \leftarrow 0$

Exceptions

Floating Point



5.5 **ORVDX64**

This section is not separated from ORBIS32/64 in the original manual.



6 Exception Model



7 Memory Model



8 Memory Management



9 Cache Model and Cache Coherency



10 Debug Unit (Optional)

The debug interface from a programmer's perspective is unchanged in the OpenRISC 1200 version 2. However a new physical debug interface has been adopted [2]. This will affect those concerned with the representation of JTAG packets to drive the debug interface.



11 Performance Counters Unit (Optional)



12 Power Management (Optional)

www.opencores.org Revision 0.0.2 page 21 of 26



13 Programmable Interrupt Controller (Optional)

The OpenRISC 1000 Architecture Manual [] describes an optional simple programmer interrupt controller (PIC) capable of handling up to 32 separate interrupt lines driving the Interrupt Exception. The presence of the PIC is indicated in the Unit Present Register bby UPR[PICP].

The PIC is controlled by two registers, PICMR and PICSR. PICMR is a mask for the incoming interrupts. PICSR is a status register indicating which interrupt lines have been asserted. By convention, interrupts 0 and 1 in PICMR are tied to 1, so that these interrupts lines are non-maskable.

A simple block diagram of the PIC is shown in Figure 13-1.




Figure 13-1: Testing

13.1 Functionality

In the OpenRISC 1200 version 2, the functionality has changed. The PIC offers a latched level-sensitive interrupt.

Once an interrupt line is latched (i.e. its value appears in PICSR), no new interrupts can be triggered for that line until its bit in PICSR is cleared. The usual sequence for an interrupt handler is then as follows.

- 1 Peripheral asserts interrupt, which is latched and triggers handler.
- 2 Handler processes interrupt.
- 3 Handler notifies peripheral that the interrupt has been processed (typically via a memory mapped register).

www.opencores.org Revision 0.0.2 page 22 of 26



- 4 Peripheral deasserts interrupt.
- 5 Handler clears corresponding bit in PICSR and returns.

It is assumed that the peripheral will deassert its interrupt promptly (within 1-2 cycles). Otherwise on exiting the interrupt handler, having cleared PICSR, the level sensitive interrupt will immediately retrigger.



14 Tick Timer Facility (Optional)

www.opencores.org Revision 0.0.2 page 24 of 26



15 OpenRISC 1000 Implementations



16 Application Binary Interface

There have been some minor changes in the ABI used with the OpenRISC 1200 version 2.

www.opencores.org Revision 0.0.2 page 26 of 26