OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw10.cgs] - Rev 227

Compare with Previous | Blame | View Log

# sh testcase for mov.w @($imm8x2, pc), $rn -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

        .include "compact/testutils.inc"

        start

        # Build up a distinctive bit pattern.
        mov #1, r2
        shll8 r2
        add #12, r2

        # Store to memory.
        mov #16, r1
        shll8 r1
        add #32, r1
        mov.w r2, @r1

check:
        # Read it back.
        mov.w @(18, pc), r0
        shll16 r0
        shll16 r2
        cmp/eq r0, r2
        bf wrong

okay:
        pass
wrong:
        fail

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.