Subversion Repositories openrisc_2011-10-31

/* inst-set.cfg -- Or1ksim instruction set configuration script file

   Copyright (C) 2001, Marko Mlinar <markom@opencores.org>
   Copyright (C) 2010 Embecosm Limited

   Contributor Marko Mlinar <markom@opencores.org>
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>

   This file is part of OpenRISC 1000 Architectural Simulator.

   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.

   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.

   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http:  www.gnu.org/licenses/>.  */

/* This configuration file is particularly intended for intruction set tests
   which have a single block of RAM and make no use of the memory controller
   or flash memory. */

section memory
  type     = unknown /* Fastest */
  name     = "RAM"
  baseaddr = 0x00000000
  size     = 0x00200000
  delayr   = 2
  delayw   = 4
end

section immu
  enabled = 0
end

section dmmu
  enabled = 0
end

section ic
  enabled = 0
end

section dc
  enabled = 0
end

section cpu
  ver         = 0x12
  rev         = 0x0001
  superscalar = 0
  hazards     = 0
  dependstats = 0
end

section bpb
  enabled = 0
end

section debug
/*  enabled = 1
  rsp_enabled = 1
  rsp_port = 51000*/
end

section sim
  debug   = 0 
  profile = 0
  prof_fn = "sim.profile"
  
  exe_log      = 0
  exe_log_type = software
  exe_log_fn   = "executed.log"
end

section mc
  enabled  = 0
end

section dma
  enabled  = 0
end

section ethernet
  enabled = 0
end

section VAPI
  enabled = 0
end

section fb
  enabled = 0
end

section kbd
  enabled = 0
end