OpenCores
URL https://opencores.org/ocsvn/opentech/opentech/trunk

Subversion Repositories opentech

[/] [opentech/] [web_uploads/] [changes_1_4_0.txt] - Rev 6

Compare with Previous | Blame | View Log

Changes from version 1.3.0

OpenCores.org
======
Site and CVS are Updated

DESIGNS
======

- balloon (added)
- efi (updated)
- MegaSquirt (updated)
- OpenAutomationProject (added)
- free-ip (updated)
- pjrc (added)
- Pancham (updated)
- rstk (added)
- pjrc (added)
- servomaster (added)
- slc1657 (added)
- wb (updated)
  


TOOLS:
=====


In Design Entry
- gEDA (updated)
- emacs-modes (updated)
- eda-index (added)

In PLDs
- JHDL (updated)
- virtextools (added)
- vpr_virtex (added)

In Layout 
- gerb2tif (updated)
- gerbmerge  (Added)
- gerv  (updated)


In Others
- jtag-tools (updated)

In Roms
- ppep (added)
- srecord (updated)



In PIC
- gpicd  (added)


In Simulation
- gtkwave  (updated)
- decida (added)
- gnucap (added)
- SystemC-Vergs (added)
- SystemPerl (added)
- ViPEC (added)



In Spice
- Spice+   (updated)
- gspice (updated)
- gwave (updated)
- ng-spice (updated)
- tclspice (updated)


In Synthsis
- Boolean Simplification  (updated)
- qmc (added)


In Verification
- Covered: Coverage Tool  (updated)
- atpg (added)


In Verilog
- Ircus (updated)
- IVI  (upated)
- csv-verilog-maker (added)
- cver (added)
- dinotrace (updated)
- Verilog-Perl (updated)
- Verilog-PLI (updated)
- Veritlator (added)


In VHDL
- Savant (updated)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.