URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [default.cfg] - Rev 1779
Go to most recent revision | Compare with Previous | Blame | View Log
/* default.cfg -- Simulator testbench default configuration script fileCopyright (C) 2001, Marko Mlinar, markom@opencores.orgThis file is part of OpenRISC 1000 Architectural Simulator.This program is free software; you can redistribute it and/or modifyit under the terms of the GNU General Public License as published bythe Free Software Foundation; either version 2 of the License, or(at your option) any later version.This program is distributed in the hope that it will be useful,but WITHOUT ANY WARRANTY; without even the implied warranty ofMERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See theGNU General Public License for more details.You should have received a copy of the GNU General Public Licensealong with this program; if not, write to the Free SoftwareFoundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */section memory/*random_seed = 12345type = random*/pattern = 0x00type = unknown /* Fastest */name = "FLASH"ce = 0mc = 0baseaddr = 0xf0000000size = 0x00200000delayr = 10delayw = -1endsection memory/*random_seed = 12345type = random*/pattern = 0x00type = unknown /* Fastest */name = "RAM"ce = 1mc = 0baseaddr = 0x00000000size = 0x00200000delayr = 2delayw = 4endsection immuenabled = 1nsets = 64nways = 1ustates = 2pagesize = 8192endsection dmmuenabled = 1nsets = 64nways = 1ustates = 2pagesize = 8192endsection icenabled = 1nsets = 256nways = 1ustates = 2blocksize = 16endsection dcenabled = 1nsets = 256nways = 1ustates = 2blocksize = 16endsection cpuver = 0x1200rev = 0x0001/* upr = */superscalar = 0hazards = 0dependstats = 0endsection bpbenabled = 0btic = 0endsection debug/*enabled = 0gdb_enabled = 0*/server_port = 9999endsection simdebug = 0profile = 0prof_fn = "sim.profile"exe_log = 0exe_log_type = softwareexe_log_fn = "executed.log"endsection mcenabled = 1baseaddr = 0x93000000POC = 0x00000008 /* Power on configuration register */index = 0endsection dmabaseaddr = 0xB8000000irq = 4endsection ethernetbaseaddr = 0x92000000dma = 0irq = 4rtx_type = 0tx_channel = 0rx_channel = 1rxfile = "eth0.tx"txfile = "eth0.tx"sockif = "eth0"endsection VAPIenabled = 0server_port = 9998endsection fbenabled = 1baseaddr = 0x97000000refresh_rate = 10000filename = "primary"endsection kbdenabled = 1irq = 5baseaddr = 0x94000000rxfile = "./kbdtest.rx"end
Go to most recent revision | Compare with Previous | Blame | View Log
