URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Subversion Repositories or1k
[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [arch/] [arm/] [lib/] [memcpy.S] - Rev 1765
Compare with Previous | Blame | View Log
/** linux/arch/arm/lib/memcpy.S** Copyright (C) 1995-1999 Russell King** This program is free software; you can redistribute it and/or modify* it under the terms of the GNU General Public License version 2 as* published by the Free Software Foundation.** ASM optimised string functions*/#include <linux/linkage.h>#include <asm/assembler.h>.text#define ENTER \mov ip,sp ;\stmfd sp!,{r4-r9,fp,ip,lr,pc} ;\sub fp,ip,#4#define EXIT \LOADREGS(ea, fp, {r4 - r9, fp, sp, pc})#define EXITEQ \LOADREGS(eqea, fp, {r4 - r9, fp, sp, pc})/** Prototype: void memcpy(void *to,const void *from,unsigned long n);* ARM3: cant use memcopy here!!!*/ENTRY(memcpy)ENTRY(memmove)ENTERcmp r1, r0bcc 19fsubs r2, r2, #4blt 6fands ip, r0, #3bne 7fands ip, r1, #3bne 8f1: subs r2, r2, #8blt 5fsubs r2, r2, #0x14blt 3f2: ldmia r1!,{r3 - r9, ip}stmia r0!,{r3 - r9, ip}subs r2, r2, #32bge 2bcmn r2, #16ldmgeia r1!, {r3 - r6}stmgeia r0!, {r3 - r6}subge r2, r2, #0x103: adds r2, r2, #0x144: ldmgeia r1!, {r3 - r5}stmgeia r0!, {r3 - r5}subges r2, r2, #12bge 4b5: adds r2, r2, #8blt 6fsubs r2, r2, #4ldrlt r3, [r1], #4ldmgeia r1!, {r4, r5}strlt r3, [r0], #4stmgeia r0!, {r4, r5}subge r2, r2, #46: adds r2, r2, #4EXITEQcmp r2, #2ldrb r3, [r1], #1ldrgeb r4, [r1], #1ldrgtb r5, [r1], #1strb r3, [r0], #1strgeb r4, [r0], #1strgtb r5, [r0], #1EXIT7: rsb ip, ip, #4cmp ip, #2ldrb r3, [r1], #1ldrgeb r4, [r1], #1ldrgtb r5, [r1], #1strb r3, [r0], #1strgeb r4, [r0], #1strgtb r5, [r0], #1subs r2, r2, ipblt 6bands ip, r1, #3beq 1b8: bic r1, r1, #3ldr r7, [r1], #4cmp ip, #2bgt 15fbeq 11fcmp r2, #12blt 10fsub r2, r2, #129: mov r3, r7, lsr #8ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #24mov r4, r4, lsr #8orr r4, r4, r5, lsl #24mov r5, r5, lsr #8orr r5, r5, r6, lsl #24mov r6, r6, lsr #8orr r6, r6, r7, lsl #24stmia r0!, {r3 - r6}subs r2, r2, #16bge 9badds r2, r2, #12blt 100f10: mov r3, r7, lsr #8ldr r7, [r1], #4subs r2, r2, #4orr r3, r3, r7, lsl #24str r3, [r0], #4bge 10b100: sub r1, r1, #3b 6b11: cmp r2, #12blt 13f /* */sub r2, r2, #1212: mov r3, r7, lsr #16ldmia r1!, {r4 - r7}orr r3, r3, r4, lsl #16mov r4, r4, lsr #16orr r4, r4, r5, lsl #16mov r5, r5, lsr #16orr r5, r5, r6, lsl #16mov r6, r6, lsr #16orr r6, r6, r7,LSL#16stmia r0!, {r3 - r6}subs r2, r2, #16bge 12badds r2, r2, #12blt 14f13: mov r3, r7, lsr #16ldr r7, [r1], #4subs r2, r2, #4orr r3, r3, r7, lsl #16str r3, [r0], #4bge 13b14: sub r1, r1, #2b 6b15: cmp r2, #12blt 17fsub r2, r2, #1216: mov r3, r7, lsr #24ldmia r1!,{r4 - r7}orr r3, r3, r4, lsl #8mov r4, r4, lsr #24orr r4, r4, r5, lsl #8mov r5, r5, lsr #24orr r5, r5, r6, lsl #8mov r6, r6, lsr #24orr r6, r6, r7, lsl #8stmia r0!, {r3 - r6}subs r2, r2, #16bge 16badds r2, r2, #12blt 18f17: mov r3, r7, lsr #24ldr r7, [r1], #4subs r2, r2, #4orr r3, r3, r7, lsl#8str r3, [r0], #4bge 17b18: sub r1, r1, #1b 6b19: add r1, r1, r2add r0, r0, r2subs r2, r2, #4blt 24fands ip, r0, #3bne 25fands ip, r1, #3bne 26f20: subs r2, r2, #8blt 23fsubs r2, r2, #0x14blt 22f21: ldmdb r1!, {r3 - r9, ip}stmdb r0!, {r3 - r9, ip}subs r2, r2, #32bge 21b22: cmn r2, #16ldmgedb r1!, {r3 - r6}stmgedb r0!, {r3 - r6}subge r2, r2, #16adds r2, r2, #20ldmgedb r1!, {r3 - r5}stmgedb r0!, {r3 - r5}subge r2, r2, #1223: adds r2, r2, #8blt 24fsubs r2, r2, #4ldrlt r3, [r1, #-4]!ldmgedb r1!, {r4, r5}strlt r3, [r0, #-4]!stmgedb r0!, {r4, r5}subge r2, r2, #424: adds r2, r2, #4EXITEQcmp r2, #2ldrb r3, [r1, #-1]!ldrgeb r4, [r1, #-1]!ldrgtb r5, [r1, #-1]!strb r3, [r0, #-1]!strgeb r4, [r0, #-1]!strgtb r5, [r0, #-1]!EXIT25: cmp ip, #2ldrb r3, [r1, #-1]!ldrgeb r4, [r1, #-1]!ldrgtb r5, [r1, #-1]!strb r3, [r0, #-1]!strgeb r4, [r0, #-1]!strgtb r5, [r0, #-1]!subs r2, r2, ipblt 24bands ip, r1, #3beq 20b26: bic r1, r1, #3ldr r3, [r1], #0cmp ip, #2blt 34fbeq 30fcmp r2, #12blt 28fsub r2, r2, #1227: mov r7, r3, lsl #8ldmdb r1!, {r3, r4, r5, r6}orr r7, r7, r6, lsr #24mov r6, r6, lsl #8orr r6, r6, r5, lsr #24mov r5, r5, lsl #8orr r5, r5, r4, lsr #24mov r4, r4, lsl #8orr r4, r4, r3, lsr #24stmdb r0!, {r4, r5, r6, r7}subs r2, r2, #16bge 27badds r2, r2, #12blt 29f28: mov ip, r3, lsl #8ldr r3, [r1, #-4]!subs r2, r2, #4orr ip, ip, r3, lsr #24str ip, [r0, #-4]!bge 28b29: add r1, r1, #3b 24b30: cmp r2, #12blt 32fsub r2, r2, #1231: mov r7, r3, lsl #16ldmdb r1!, {r3, r4, r5, r6}orr r7, r7, r6, lsr #16mov r6, r6, lsl #16orr r6, r6, r5, lsr #16mov r5, r5, lsl #16orr r5, r5, r4, lsr #16mov r4, r4, lsl #16orr r4, r4, r3, lsr #16stmdb r0!, {r4, r5, r6, r7}subs r2, r2, #16bge 31badds r2, r2, #12blt 33f32: mov ip, r3, lsl #16ldr r3, [r1, #-4]!subs r2, r2, #4orr ip, ip, r3, lsr #16str ip, [r0, #-4]!bge 32b33: add r1, r1, #2b 24b34: cmp r2, #12blt 36fsub r2, r2, #1235: mov r7, r3, lsl #24ldmdb r1!, {r3, r4, r5, r6}orr r7, r7, r6, lsr #8mov r6, r6, lsl #24orr r6, r6, r5, lsr #8mov r5, r5, lsl #24orr r5, r5, r4, lsr #8mov r4, r4, lsl #24orr r4, r4, r3, lsr #8stmdb r0!, {r4, r5, r6, r7}subs r2, r2, #16bge 35badds r2, r2, #12blt 37f36: mov ip, r3, lsl #24ldr r3, [r1, #-4]!subs r2, r2, #4orr ip, ip, r3, lsr #8str ip, [r0, #-4]!bge 36b37: add r1, r1, #1b 24b.align