OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] [mmu.cfg] - Rev 1775

Go to most recent revision | Compare with Previous | Blame | View Log

section memory
  /*random_seed = 12345
  type = random*/
  pattern = 0x00
  type = unknown /* Fastest */

  name = "RAM"
  ce = 1
  baseaddr = 0x00000000
  size = 0x00200000
  delayr = 1
  delayw = 2
end

section memory
  /*random_seed = 12345
  type = random*/
  pattern = 0x00
  type = unknown /* Fastest */

  name = "FLASH"
  ce = 0
  baseaddr = 0xf0000000
  size = 0x00200000
  delayr = 10
  delayw = -1
end

section immu
  enabled = 1
  nsets = 64
  nways = 1
  ustates = 2
  pagesize = 8192
end

section dmmu
  enabled = 1
  nsets = 64
  nways = 1
  ustates = 2
  pagesize = 8192
end

section ic
  enabled = 1
  nsets = 256
  nways = 1
  ustates = 2
  blocksize = 16
end

section dc
  enabled = 1
  nsets = 256
  nways = 1
  ustates = 2
  blocksize = 16
end

section sim
  /* verbose = 1 */
  debug = 0
  profile = 0
  prof_fn = "sim.profile"

  history = 1
  /* iprompt = 0 */
  exe_log = 0
  exe_log_fn = "executed.log"
end

section mc
  enabled = 1
  baseaddr = 0x93000000
  POC = 0x00000008                 /* Power on configuration register */
end


Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.