OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libcpu/] [mips/] [shared/] [interrupts/] [installisrentries.c] - Rev 1765

Compare with Previous | Blame | View Log

/*
 *  installisrentries.c,v 1.3 2002/03/08 16:32:39 joel Exp
 */
 
#include <rtems.h>
#include <idtcpu.h>
#include <stdlib.h>
 
void mips_install_isr_entries( void )
{
#if __mips == 1
  void exc_utlb_code(void);
  void exc_dbg_code(void);
  void exc_norm_code(void);
 
  memcpy( (void *)UT_VEC, exc_utlb_code, 40 );  /* utlbmiss vector */
  memcpy( (void *)DB_VEC, exc_dbg_code, 40 );
  memcpy( (void *)E_VEC, exc_norm_code, 40 );   /* exception vevtor */
 
#elif __mips == 3
  void exc_tlb_code(void);
  void exc_xtlb_code(void);
  void exc_cache_code(void);
  void exc_norm_code(void);
 
  memcpy( (void *)T_VEC, exc_tlb_code, 40 );    /* tlbmiss vector */
  memcpy( (void *)X_VEC, exc_xtlb_code, 40 );   /* xtlbmiss vector */
  memcpy( (void *)C_VEC, exc_cache_code, 40 );  /* cache error vector */
  memcpy( (void *)E_VEC, exc_norm_code, 40 );   /* exception vector */
#endif
 
  rtems_cache_flush_entire_data();
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.