OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libcpu/] [sparc/] [cache/] [cache.c] - Rev 1765

Compare with Previous | Blame | View Log

/*
 *  Cache Management Support Routines for the SPARC
 *
 *  cache.c,v 1.2 2000/11/27 17:02:39 joel Exp
 */
 
#include <rtems.h>
#include "cache_.h"
 
 
#if defined(HAS_INSTRUCTION_CACHE)
 
void _CPU_cache_invalidate_entire_instruction ( void )
{
  asm volatile ("flush");
}
 
/* XXX these need to be addressed */
void _CPU_cache_freeze_instruction ( void )
{
}
 
void _CPU_cache_unfreeze_instruction ( void )
{
}
 
void _CPU_cache_enable_instruction ( void )
{
}
 
void _CPU_cache_disable_instruction (   void )
{
}
 
#endif
/* end of file */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.