# PCI IP Core Specification

Authors: Miha Dolenc & Tadej Markovic mihad@opencores.org tadej@opencores.org

> Rev. 0.5 October 20, 2001



This Page is Intentionally Blank

# **Revision History**

Rev.	Date	Author	Description
0.0	5/1/01	Miha Dolenc	First Draft
		Tadej Markovic	
0.1	5/8/01	Miha Dolenc	Waveforms added for WISHBONE slave
		Tadej Markovic	
0.2	5/15/01	Miha Dolenc	Detailed description of FIFO added, Operation
		Tadej Markovic	of PCI target unit added, Waveforms added for
			PCI target
0.3	5/22/01	Miha Dolenc	FIFO structure changed
		Tadej Markovic	
0.4	10/13/01	Jeanne	First review
		Wiegelmann	
0.5	10/20/01	Miha Dolenc	Updated register descriptions and Configuration
		Tadej Markovic	Space access

# Contents

INTRODUCTION	1
1.1 WHAT IS A PCI BRIDGE?	1
1.2 PCI IP CORE INTRODUCTION	
1.3 PCI IP CORE FEATURES	1
ARCHITECTURE	3
2.1 Overview	
2.2 WISHBONE SLAVE UNIT	
2.2.1 WISHBONE Slave Unit Architecture	5
2.3 PCI TARGET UNIT	
2.3.1 PCI Target Unit Architecture	
2.4 Clocks	
2.5 FIFO	
2.6 Address Translation Logic	
2.6.1 Description of Address Translation Logic	11
OPERATION	13
3.1 CONFIGURATION SPACE	13
3.1.1 Configuration Space Access for Host Bus Bridges	
3.2 Configuration Space Access for Guest Bridges	
3.1.3 Configuration Cycles	
3.1.4 Generating Configuration Cycles	
3.1.5 Generating Interrupt Acknowledge Cycles	
3.2 WISHBONE SLAVE UNIT	
3.2.1 WISHBONE Slave Unit Functionality	
3.2.2 Addressing and Images of the WISHBONE Slave Unit	
3.2.3 WISHBONE to PCI Write Cycles	
3.2.4 WISHBONE to PCI Read Cycles	
3.3 PCI TARGET UNIT	
3.3.1 PCI Target Unit Functionality	
3.3.2 Addressing and Images of the PCI Target Unit	
3.3.3 PCI to WISHBONE Write Cycles	
3.3.3.4 PCI to WISHBONE Read Cycles	
3.4 TRANSACTION ORDERING.	
3.5 PARITY 3.6 INTERRUPTS	
REGISTERS	
4.1 REGISTER LIST AND DESCRIPTION	
4.1.1 WISHBONE Slave Unit Control & Status	
4.1.2 PCI Target Unit Control & Status	
4.1.3 Reporting Registers	
4.1.4 Interrupt Control & Status Registers	62

IO PORTS	
5.1 PCI INTERFACE	
5.1.1 Required PCI Interface Pins	
5.1.2 Implemented Optional PCI Interface Pins	
5.2 WISHBONE INTERFACE	67
WAVEFORMS	
6.1 WISHBONE SLAVE UNIT	
6.1.1 WISHBONE Configuration Accesses	
6.1.2 WISHBONE to PCI Accesses	
6.1.3 PCI Cycles	
6.1.4 PCI Terminations	
6.2 PCI TARGET UNIT	
6.1.2 PCI Configuration Accesses	
6.2.2 PCI to WISHBONE Accesses With WISHBONE Cycles	
6.2.3 WISHBONE Terminations	
APPENDIX A	
A.1 HW CONFIGURATION PARAMETERS	
INDEX	

# 1 Introduction

# 1.1 What is a PCI Bridge?

PCI bridges are used in applications and devices that want to utilize resources provided on a PCI local bus. Systems that have multiple buses must – to enable communication between them – provide an interface that connects the internal buses to the PCI local bus. PCI bridges provide such an interface.

# **1.2 PCI IP Core Introduction**

The PCI IP core (PCI bridge) provides an interface between the WISHBONE SoC bus and the PCI local bus. It consists of two independent units, one handling transactions originating on the PCI bus, the other one handling transactions originating on the WISHBONE bus.

The core has been designed to offer as much flexibility as possible to all kinds of applications.

# **1.3 PCI IP Core Features**

The following lists the main features of the PCI IP core:

- 32-bit PCI interface
- Fully PCI 2.2 compliant (with 66 MHz PCI specification)

- Separated initiator and target functional blocks
- Supported initiator commands and functions:
  - Memory Read, Memory Write
  - Memory Read Multiple (MRM)
  - Memory Read Line (MRL)
  - I/O Read, I/O Write
  - Configuration Read, Configuration Write
  - Bus Parking
  - Interrupt Acknowledge
  - Host Bridging
- Supported target commands and functions:
  - Type 0 Configuration Space Header

(Type 0 is used to configure agents on the same bus segment)

- (Type 1 is used to configure across PCI-to-PCI bridges) Parity Generation (PAR), Parity Error Detection (PERR# and SERR#)
- Memory Read, Memory Write
- Memory Read Multiple (MRM)
- Memory Read Line (MRL)
- Memory Write and Invalidate (MWI)
- I/O Read, I/O Write
- Configuration Read, Configuration Write
- Target Abort, Target Retry, Target Disconnect
- Full Command/Status registers
- WISHBONE SoC Interconnection Rev. B compliant interface on processor side (master with Target PCI and slave with Initiator PCI interface)
- Configurable on-chip FIFOs

# 2


# Architecture

## 2.1 Overview

The PCI bridge consists of two units: the PCI target unit and the WISHBONE slave unit. Each holds its own set of functions to support bridging operations from WISHBONE to PCI and from PCI to WISHBONE. The WISHBONE slave unit acts as a slave on the WISHBONE side of the bridge and initiates transactions as a master on the PCI bus. The PCI target unit acts as a target on the PCI side of the bridge and as a master on its WISHBONE side. Both units operate independently of each other. The PCI target unit implements the target interface on the PCI bus and the master interface on the WISHBONE bus, the WISHBONE slave unit implements the slave interface on the WISHBONE bus and the master interface on the PCI bus.

The PCI interface is *PCI Specification 2.2* compliant, whereas the WISHBONE is *SoC Interconnection Specification Rev. B* compliant. The WISHBONE implementation carries out a 32-bit bus operation and does not support other bus widths.





Following figure gives an overview of the PCI bridge core architecture.

Figure 2-1: PCI bridge core architecture

# 2.2 WISHBONE Slave Unit

The WISHBONE bus agents can access the PCI bus through the WISHBONE slave unit. One to five configurable images can be used to access the PCI address space.

Each image consists of:

- Base address register
- Address mask register
- Translation address register
- Image control register
- Decoder

Base address stored in Base Address register is masked with a value stored in Address Mask register. Decoder compares WISHBONE bus address with masked base address to identify valid WISHBONE cycles. If needed, each valid address can be translated to different value before accessing PCI bus. The value for address to be presented on PCI bus is stored in Address Translation register. Image control register is used to control image's behavior.

Each image can be configured to access memory or I/O address space on the PCI bus.

Write cycles through the WB Slave Unit are processed as posted writes and read cycles as delayed reads. Reads can also be pre-fetched if the image accessed is configured properly. The only exception to that rule is Configuration Write, which is initiated by a special mechanism and therefore described separately in subsequent chapters.

The WISHBONE Write FIFO (WBW\_FIFO) is used to post writes performed on the WISHBONE bus; the WISHBONE Read FIFO (WBR\_FIFO) accumulates pre-fetched reads. The WISHBONE slave unit connects to WISHBONE masters by acting as a slave.

This section describes the architecture of a WISHBONE slave unit and is divided into subsections.

#### 2.2.1 WISHBONE Slave Unit Architecture

The WISHBONE slave unit consists of a few functional parts allowing the WISHBONE master to perform Read/Write access to the PCI bus. The following sections provide detailed descriptions.




Figure 2-2: WISHBONE slave unit architecture

#### 2.2.1.1 WISHBONE Slave Module

The WISHBONE slave module, which includes one to six image units for address translation from the WISHBONE bus, is a 32-bit WISHBONE slave interface as defined in *WISHBONE Specification Rev. 1B.* It handles Read/Write cycles to images of PCI address space and configuration space accesses.

#### 2.2.1.2 WBW\_FIFO

The WISHBONE slave module uses WBW\_FIFO (WISHBONE Write FIFO) for posting memory and I/O Write cycles performed by the WISHBONE master. Parameterized depth provides the option to define the WBW\_FIFO with regard to application specific needs for posting more or less Write cycles.

The WISHBONE bus determines the speed of Write cycles to the WBW\_FIFO, whereas the PCI bus regulates the speed of Write cycles from the WBW\_FIFO.

#### 2.2.1.3 WBR\_FIFO

The WISHBONE slave module uses WBR\_FIFO (WISHBONE Read FIFO) for storing data read from PCI targets.

The PCI bus determines the speed of Read cycles to the WBR\_FIFO, and the WISHBONE bus regulates the speed of Read cycles from the WBR\_FIFO.

#### 2.2.1.4 PCI MASTER Module

The PCI master module uses information provided by the WISHBONE slave module to perform PCI bus cycles. It is a 32-bit/66MHz, PCI Local Bus Specification Rev. 2.2 compliant initiator interface.

# 2.3 PCI Target Unit

PCI agents can access the WISHBONE bus through the PCI target unit of the bridge, which provides two to six images of the WISHBONE side memory space. Each image is selected by an address provided during the address phase on the PCI bus. It is compared to the base address masked with a mask value stored in PCI Configuration Registers and can be mapped into the memory or I/O space. An address can also be translated to a value stored in the Translation Address register if the image is properly configured.

Write cycles through the PCI target unit are handled as posted writes. Read cycles are handled as delayed transactions and can be pre-fetched.

The PCIW\_FIFO stores Posted Write cycles; the PCIR\_FIFO saves pre-fetched Read cycles.

#### 2.3.1 PCI Target Unit Architecture

This part describes the architecture of the PCI target unit. The following sections provide detailed descriptions.




Figure 2-3: PCI target unit architecture overview

The PCI target unit consists of a few functional parts allowing PCI initiators to perform Read/Write accesses to the WISHBONE bus.

The PCI target module is a 32-bit/66MHz, *PCI Local Bus Specification Rev. 2.2* compliant target interface that includes two to six image units for address translation from the PCI bus. Therefore, it handles Read/Write cycles to images of WISHBONE address space and configuration space accesses.

#### 2.3.1.1 PCI Target Module

The PCI target module uses PCIW\_FIFO (PCI Write FIFO) for posting memory and I/O Write cycles performed by the PCI initiator. Parameterized depth provides the option to

http://www.opencores.org

define the PCIW\_FIFO with regard to application specific needs for posting more or less Write cycles.

The PCI bus determines the speed of Write cycles to the PCIW\_FIFO, whereas the WISHBONE bus regulates the speed of Write cycles from the PCIW\_FIFO.

#### 2.3.1.2 PCIR\_FIFO

The WISHBONE master module uses PCIR\_FIFO (PCI Read FIFO) for storing data read from WISHBONE slaves.

The WISHBONE bus determines the speed of Read cycles to PCIR\_FIFO, and the PCI bus regulates the speed of Read cycles from the PCIR\_FIFO.

#### 2.3.1.3 WISHBONE Master Module

The WISHBONE master module is a 32-bit WISHBONE master interface as defined in *WISHBONE Specification Rev. 1B.* Through its WISHBONE master module, the core sends requests to the WISHBONE bus. Chapter 5.2 WISHBONE Interface, provides detailed information on the WISHBONE interface of the core.

### 2.4 Clocks

The PCI core has two clock domains, one from the PCI bus, the other one from the WISHBONE bus. With its interconnection logic, the FIFO adjusts the different bus clocks. There is no difference between all four FIFOs, because it is not decisive which bus operates on higher frequency.

### 2.5 FIFO




Figure 2-4: Detailed Description of FIFO Register Lines

The FIFO is structured by more than one line. The number of FIFO lines, which is configurable, determines the depth number (the *Design Document and Implementation Notes* discuss in detail how FIFO depth is defined). Figure 2-4 describes the structure of one FIFO line, which consists of 4 control bits (the *Design Document* describes in detail how they are used—e.g. one bit is used to sign the last data of the burst transfer etc.), 4 command or byte enable bits (coding will be described in detail in the *Design Document*), and 32 address or data bits.

FIFOs are implemented as circular data buffers between WISHBONE and PCI interfaces (Figure 2-5) and adapt to different bus speeds with their interconnection logic. The input bus clock, which is also connected to FIFO registers, writes data to the input side of the FIFO. The input pointer (input counter), which has the same clock frequency as the input bus side, stores the value of the input offset address of the first free FIFO line.






Figure 2-5: FIFO Architecture

The output pointer (output counter) stores the output offset address value of the first FIFO line from which data is to be read. It has the same clock frequency as the output bus side that reads the data.

The comparator between both pointers (counters) validates if any data is waiting in the FIFO to be read (the *Design Document* describes in detail the exact counter/comparator operation). Another comparator is between the counter, which has the value of an input pointer incremented to one, and the output pointer. When both variables are equal, the FIFO is full.

# 2.6 Address Translation Logic

As mentioned above, WISHBONE slave unit and PCI target unit incorporate several address space images. Each image must have address translation logic (Figure 2-6) including its own set of 32-bit registers:

http://www.opencores.org

- Base Address Register [31:0]
- Address Mask Register [31:0]
- Translation Address Register [31:0]
- Image Control Register [31:0]

#### 2.6.1 Description of Address Translation Logic

For a description of the address translation logic, see Figure 2-6. All AND blocks and OR blocks are bit-oriented operators that stand for logic operations between bits of the same weight (e.g. logic function between bit[n-2] of bus A and bit[n-2] of bus B).

The base address is written into the Base Address register. The Address Mask register, which also defines the size of an image, decides how many most significant bits are masked and replaced by translation address bits. There is a rule how to set the Address Mask Register: Address bits that can be masked must start with the MS bit (bit[31]) and continue to the twelfth bit (bit[11]). All bits allowed to be masked define the smallest size of 4KB that can be assigned. No zeros must be between mask bits; otherwise this image will have two base addresses but only one Base Address register—a situation that does not comply with the *PCI Specification*.

To find out if an address falls into the correct address range, the masked bits of input address and base address must be compared (the number of masked bits defines the unchanging address of the current address range and thereby the size of this image).




Figure 2-6: Block Diagram of Address Translation Logic

# 3

# Operation

# 3.1 Configuration Space

Depending on core implementation, either the PCI or the WISHBONE agents have full access to configuration space. If the core is implemented as a host bus bridge, the WISHBONE slave unit has exclusive access to this space, whereas the PCI target unit has read-only access. If the core is implemented as a guest (expansion bus bridge), exclusive access to configuration space lies with the PCI target unit and the WISHBONE slave unit has read-only access.

Configuration space has a configurable block size and is divided into two parts—one intended for Configuration, Control, and Status registers of the WB slave unit, the other one for PCI Target Unit registers. If the core is implemented as a host bus bridge, accessing specific registers in the configuration space from the WISHBONE bus can generate PCI configuration cycles; otherwise, another agent on the PCI bus must perform these cycles. Configuration space is accessible only with Single Read and Single Write cycles (e.g. it cannot be accessed with bursts from the PCI side).

All registers in the configuration space of a core are 32-bits wide with 8-bit granularity. All accesses must be DWORD aligned (e.g. two LS bits of address must be 00). The PCI standard defines special encoding for those two bits used for PCI bus access. If any of them are non-zero, the WISHBONE slave module signals a bus error. To access individual bytes, the BE# signals for PCI bus access and the SEL\_O signals for WISHBONE bus access must carry an appropriate value.




Figure 3-1: PCI Bridge Configuration Space

#### 3.1.1 Configuration Space Access for Host Bus Bridges

The core's host bus bridge implementation provides two types of access to configuration space: Read/Write access for the WISHBONE slave unit and read-only access for the PCI target unit (unless all 6 PCI Target images are used to access the WISHBONE bus-in which case other PCI device can not read configuration space. See also 3.3.2 Addressing and Images of the PCI Target Unit and 4.1 Register List and Description.). Thus, the WISHBONE master takes full responsibility for configuring core registers and any other PCI devices residing on the PCI bus. The WISHBONE side configuration space base

address is predefined and cannot be changed once the core has been implemented (the *Design Document* describes in detail how and where the base address is defined.).




Figure 3-2: Configuration space access for Host Bus Bridges

The WISHBONE master can access configuration space either by Single Read, Single Write, or Read Modify Write (RMW) cycles. If the WISHBONE master attempts a Write cycle to non-implemented space, the cycle is acknowledged by the WISHBONE slave module while Read cycles to non-implemented space return all 0s.

The PCI side configuration space base address must be set by the WISHBONE master. The WISHBONE master must perform a Write cycle to the PCI side configuration space Base Address register to enable read-only access to PCI agents. The PCI target module provides read-only access to configuration space from the PCI bus, supporting Memory Read and Memory Write commands, but ignoring all other commands. The Memory Write command has no effect on Configuration registers. During the first data phase, the PCI target module signals **Target Disconnect with Data** to the initiator. Read cycles to non-implemented regions of configuration space return all 0s, whereas Write cycles have no effect.

### 3.2 Configuration Space Access for Guest Bridges

The implementation of the core as a guest bridge (more commonly referred to as expansion bus bridge) provides two types of configuration space access: Read/Write access for the PCI target unit and read-only access for the WISHBONE slave unit. Other PCI agents take full responsibility for configuring core registers and any other PCI

devices residing on the PCI bus. An agent on the PCI bus (most commonly the host bus bridge) sets the PCI side configuration space base address by performing a Type 0 configuration cycle and writing the base address to the PCI configuration space, as stated in the *PCI Local Bus Specification Rev. 2.2.* The PCI side configuration space Base Address register holds the same value as the first Base Address register in the PCI configuration space at offset 0x10. This enables device-independent software to map the bridge configuration space anywhere into the memory address space. After the base address has been set by a Type 0 configuration cycle and the bridge is in a normal mode of operation, the PCI agent can re-map configuration space anywhere within the memory space by writing to the PCI side configuration space Base Address register.




Figure 3-3: Configuration space access for Guest Bridges

Configuration space access can be provided to the PCI initiator as Memory Read or Memory Write. In case the PCI initiator requests configuration space access by using a different bus command, the PCI target module does not respond. If the PCI initiator attempts an access (Read or Write) to non-implemented space, the initial data phase is terminated by signaling **Target Disconnect with Data**. Write cycles have no effect on configuration space, but Read cycles return all 0s.

The WISHBONE slave module provides read-only access to configuration space from the WISHBONE bus. The WISHBONE side configuration space base address is predefined and cannot be changed (the *Design Document* describes in detail how and where a base address is defined). The WISHBONE slave module accepts Read or Write transfers to configuration space. Write cycles to configuration space have no effect on Configuration Space registers. When the WISHBONE master attempts to access a nonimplemented region, Write cycles are acknowledged with no effect on configuration space, but Read cycles return all 0s.

#### 3.1.3 Configuration Cycles

Configuration cycles are another way of accessing the configuration space of the core. Only the lower 256 bytes of configuration space are available for Read/Write access with Type 0 configuration cycles for guest (expansion bus) implementation of the core. The host bus bridge implementation provides the Configuration Read operation only.<sup>1</sup> Configuration Write cycles are accepted and acknowledged but have no effect on Configuration registers.

Addressing in configuration cycles is different from normal Read and Write cycles on a PCI bus (For more information, see *PCI Local Bus Specification Rev 2.2*, chapter 3.1.1, "Command Definition").

Only Type 00h predefined header portion has been implemented in the lower 256 bytes of the configuration space (in this document also called PCI configuration space). For its organization, see *PCI Local Bus Specification Rev 2.2*, chapter 6.1.

#### 3.1.4 Generating Configuration Cycles

The host bus bridge implementation of the core provides a mechanism for generating configuration cycles on a PCI bus by accessing the CNF\_ADDR and CNF\_DATA register.

**Step 1:** The WISHBONE master must write the appropriate data to the CNF\_ADDR register, which holds information about register offset, function, device, and bus number. The TYPE bit in this register defines a type of configuration cycle that is generated on the PCI bus (0 = Type 0, 1 = Type 1). The **Offset** field in the CNF\_ADDR register identifies a register offset to or from which the WISHBONE master wishes to write or read. The **Function** field is set to the function number of multifunctional devices being a target of configuration cycles. The **Device** field, which identifies the address line that drives high for generating the IDSEL signal for a Type 0 configuration cycle, is set to the device number on the PCI bus. The **Bus** field is set to the bus number the targeted device resides on.

<sup>&</sup>lt;sup>1</sup> Note: Because the host bus bridge normally generates configuration commands, and the PCI local bus specification does not require a host bus bridge to respond to configuration cycles, it is most likely that this feature will never be used.

Step 2: To actually begin a configuration cycle on the PCI bus, the WISHBONE master must access the CNF\_DATA register. Accesses to CNF\_DATA are treated as single delayed transactions. The WISHBONE master's access to this register is retried. If it is a Read cycle, the PCI master module arbitrates for the PCI bus, performs the Configuration Read command with byte enables provided by the WISHBONE master (signals SEL\_O(3..0)), and provides data on the WISHBONE interface when the WISHBONE master retries the transaction. In case of a Write access, the PCI master module arbitrates for the PCI bus, performs a Write cycle with provided by the WISHBONE master (signals SEL\_O(3..0)), and acknowledges the transaction when retried by the WISHBONE master.

Driving of PCI bus AD lines during the configuration cycle address phase depends on the TYPE of the configuration cycle. If the WISHBONE master sets the TYPE bit of CNF\_ADDR to 1 (indicating Type 1 configuration cycle), the value of lines on the PCI bus is driven with contents of the CNF\_ADDR register (AD[31..0] <= CNF\_ADDR[31..0]) during address phase. If the TYPE bit indicates TYPE 0 configuration cycle, then AD[31..11] lines on the PCI bus are driven according to the following table (driving depends on the **Device** field in the CNF\_ADDR register):

DEVICE	Value on AD[3111] lines during address phase of configuration cycle
field value	
00000	0000 0000 0000 0000 0000 1
0000 1	0000 0000 0000 0000 0001 0
0001 0	0000 0000 0000 0000 0010 0
0001 1	0000 0000 0000 0100 0
0010 0	0000 0000 0000 0000 1000 0
0010 1	0000 0000 0001 0000 0
0011 0	0000 0000 0000 0010 0000 0
0011 1	0000 0000 0100 0000 0
0100 0	0000 0000 0000 1000 0000 0
0100 1	0000 0000 0001 0000 0000 0
0101 0	0000 0000 0010 0000 0000 0
0101 1	0000 0000 0100 0000 0000 0
0110 0	0000 0000 1000 0000 0000 0
0110 1	0000 0001 0000 0000 0000 0
0111 0	0000 0010 0000 0000 0000 0
0111 1	0000 0100 0000 0000 0000 0
1000 0	0000 1000 0000 0000 0000 0
1000 1	0001 0000 0000 0000 0000 0
1001 0	0010 0000 0000 0000 0000 0

DEVICE	Value on AD[3111] lines during address phase of configuration cycle
field value	
1001 1	0100 0000 0000 0000 0000 0
1010 0	1000 0000 0000 0000 0000 0
1010 1	0000 0000 0000 0000 0
1011 0	0000 0000 0000 0000 0
1011 1	0000 0000 0000 0000 0
1100 0	0000 0000 0000 0000 0
1100 1	0000 0000 0000 0000 0
1101 0	0000 0000 0000 0000 0
1101 1	0000 0000 0000 0000 0
11100	0000 0000 0000 0000 0
1110 1	0000 0000 0000 0000 0
11110	0000 0000 0000 0000 0
11111	0000 0000 0000 0000 0

Table 3-1: Value on AD[31:11] PCI bus lines during address phase of configuration cycle Type 0

Specified driving of PCI bus lines AD[31..11] provides a mechanism for tying IDSEL signals of target devices directly to AD lines. This way, device 0 is connected with its IDSEL signal to AD[11], device number 1 to AD[12], until device 20 connects to AD[31]. A total of 21 targets can be accessed with configuration cycles through the PCI bridge. Combinations of **Device** field values of CNF\_ADDR register 10101 through 11111 are valid and terminate Master Abort on the PCI bus since none of the targets can respond to the cycle without its IDSEL signal being asserted. Configuration Write data is discarded while Read cycles return all 1s on the WISHBONE bus. The transaction is acknowledged as specified in *PCI Specification Rev. 2.2*.

Other AD lines on the PCI bus are driven during the address phase of the Type 0 configuration cycle with data stored in the CNF\_ADDR register, as described in *PCI Specification Rev. 2.2*.

#### 3.1.5 Generating Interrupt Acknowledge Cycles

A special mechanism provides the generation of Interrupt Acknowledge Cycles on the PCI bus. The WISHBONE master must perform a Read cycle to the INT\_ACK register. This Read cycle is treated as single delayed transaction retried until the PCI master module arbitrates for the PCI bus and fetches the data requested. Address and byte enables on the PCI bus are exact copies of ADR\_O(31..0) and SEL(3..0). The address has

no meaning during an interrupt acknowledge cycle while byte enables indicate the size of the interrupt vector returned.

Read cycles of this register from the PCI bus have no effect and return all 0s. Write cycles from the WISHBONE or PCI side are accepted but have no effect.

## 3.2 WISHBONE Slave Unit

The WISHBONE slave unit connects to WISHBONE masters acting as a slave. This section describes its basic functionality. It is divided into subsections, each of them describing what the WISHBONE master needs to do to initiate WISHBONE to PCI transactions.

#### 3.2.1 WISHBONE Slave Unit Functionality




Figure 3-4: WISHBONE Slave Unit Architecture Overview

The WISHBONE slave unit consists of a few functional parts allowing the WISHBONE master to perform Read/Write accesses to the PCI bus.

#### 3.2.1.1 WISHBONE Slave Module

The WISHBONE slave module is a 32-bit WISHBONE slave interface as defined in *WISHBONE Specification Rev. 1B.* It handles Read/Write cycles to images of PCI address space and configuration space accesses.

#### 3.2.1.2 WBW\_FIFO

The WISHBONE slave module uses WBW\_FIFO (WISHBONE Write FIFO) for posting Memory and I/O Write cycles performed by the WISHBONE master. WBW\_FIFO also performs a different bus clock adaptation.

#### 3.2.1.3 WBR\_FIFO

The WISHBONE slave module uses WBR\_FIFO for storing data read from PCI targets. WBR\_FIFO also performs a different bus clock adaptation.

#### 3.2.1.4 PCI Master Module

The PCI master module is a 32-bit/66MHz, *PCI Local Bus Specification Rev. 2.2* compliant initiator interface. The core requests the PCI bus through its PCI master module and performs bus operations as described in the following subsections. Chapter 5.1 PCI Interface provides a detailed overview of the PCI interface of the core.

#### 3.2.2 Addressing and Images of the WISHBONE Slave Unit

As mentioned before, the WISHBONE slave unit incorporates 1 to 5 configurable WISHBONE address space images (The *Design Document and Implementation Notes* discuss in detail how the number of images is defined) and one image used for configuration space accesses from the WISHBONE bus with a fixed base address. This fixed base address points to the starting address of the configuration space.. The base address for WISHBONE configuration space points to the 0x0 offset address of the whole configuration space and is different from the first Base Address register in the PCI header that is also used for the same configuration space.

The behavior of each image is controlled by its WISHBONE Base Address (W\_BA1 – W\_BA5), WISHBONE Translation Address (W\_TA1 – W\_TA5), WISHBONE Image Control (W\_IMG\_CTRL1 – W\_IMG\_CTRL5) and WISHBONE Address Mask (W\_AM1 – W\_AM5) registers. Statuses, errors, and interrupts for each image are recorded in the Status registers of an image described later in this document. The WISHBONE slave module claims the cycle initiated by the master on the WISHBONE bus if one of the WISHBONE images is selected and enabled. An image is enabled if the IMG\_EN bit of its W\_AM register is set to 1. An image is selected when the address provided during the initial cycle on the WISHBONE bus falls into the memory range of that image. The range is determined by values of W\_BA and W\_AM registers. Each image can represent 4KB to 2GB of PCI address space. Whether an image is mapped to memory or I/O space is determined by the address space-mapping bit (ASM) of the

image's P\_Bax register. If this bit is 0, the image maps to memory space, otherwise to I/0 space.

How to specify a 1MB image of PCI address space with an address range of 0x10100000 - 0x101FFFFF?

The software must write a value of 0x10100XX0 to the image's Base Address register (the LSB of this register is set to 0 to indicate a memory space mapping). This way, the base address is set at 0x10100000. Twelve LS bits are marked as Don't Cares. The minimum block size is 4KB. Then, the software writes a value of 0xFFF00XXX into the W\_AM register of the corresponding image. The IMG\_EN bit is the MS bit and set to a value of 1 (it is also used for address masking – i.e. how we limit a maximum image size to 2GB). Each bit in the W\_AM register corresponds to one address line – if a bit is 1, this address line is used for address comparison, and otherwise it is not. A value of 0xFFF00000 in the W\_AM register means that ADDR\_O(31..20) signals are compared to W\_BA[31..20] values. If values match, the image is selected. In this case, ADDR\_O(19..0) lines define an offset in an address range of 1MB.

#### Example 3-1: Address range of WISHBONE slave image

If enabled for a selected image (AT\_EN bit of W\_IMG\_CTRLx is 1), address translation is performed between WISHBONE and PCI address by replacing the masked part of a WISHBONE address with the corresponding bits from the W\_AT register. This provides very flexible address mapping.

Let's assume that base address and address mask are set as described in the previous We example. want a WISHBONE address range of 0x10100000 - 0x101FFFFF to be mapped elsewhere on the PCI bus, e.g. 0x01000000 - 0x010FFFFF. To achieve this, we need a translation of addresses coming from the WISHBONE master and set the AT\_EN bit of the corresponding W\_IMG\_CTRL register to a value of 1 and of the corresponding W\_AT register to a value of 0x01000XXX. The W\_AM register is already set, so address translation replaces ADDR\_O(31..20) provided by the WISHBONE master with a value of 0x010 set in the W\_AT register for accesses on the PCI bus. This way, a PCI address range of 0x10100000 - 0x101FFFFF.

Example 3-2: Address translation

#### 3.2.3 WISHBONE to PCI Write Cycles

This section gives a detailed description of Write accesses, assuming that the WISHBONE slave unit has decoded an address to fall within a range of one of its enabled images.

The WISHBONE slave module is capable of handling Single and Block Write transfers through one of its WISHBONE slave images. Read Modify Write (RMF) cycles are not supported.

Note:

Serial block transfers (bursts) are still under discussion because the *WISHBONE Bus Specification* does not provide a mechanism to identify them. Until serial block transfers are specified Block Write cycles will be handled as Single Write cycles. Proposal: It might be good to use an internal signal hardwired to a value indicating non-burst transfers. The definition of bursts in the *WISHBONE Specification* can be used to indicate whether a block transfer is serial or not. All Write cycles from the WISHBONE master to the PCI bus are handled as posted writes and are acknowledged on the WISHBONE bus immediately after receiving a request (before they are finished on the PCI bus) and stored in WBW\_FIFO. Each image can be mapped to I/O or memory space, which is determined by a value of the address space-mapping bit (ASM) the W\_BAx register of the corresponding image. If an image maps to I/O space, serial block transfers are not possible and the WISHBONE master receives an error signal. Normal block transfers are possible to I/O and memory space since every data beat in a block is treated as Single Posted Write cycle.

A Write cycle to an address range occupied by an image that is mapped into memory space must be DWORD-aligned (e.g.  $ADDR_O(1:0)$  must be 00), otherwise an error terminates the cycle on the WISHBONE bus.

A Write cycle to an address range occupied by an image that is mapped into I/O space must be byte-aligned. The following table describes valid SEL\_O(3:0) encoding for different values on ADDR\_O(1:0).

Value on ADDR_O(1:0) lines	Valid SEL_O(3:0) encoding
00	SEL_O(0) must be active
01	SEL_O(1) must be asserted, SEL_O(0)
	cannot be asserted
10	SEL_O(2) must be asserted, SEL_O(1:0)
	can't be asserted

Value on ADDR_O(1:0) lines	Valid SEL_O(3:0) encoding	
11	SEL_O(3) must be asserted, SEL_O(2:0)	
	cannot be asserted	

Table 3-2: Valid ADDR\_O(1:0) and SEL\_O(3:0) combinations for I/O mapped address space access

All other combinations are invalid. An invalid access is terminated with **Error** on the WISHBONE bus.

In some cases, Write cycles initiated by the WISHBONE master cannot be accepted and are terminated with **Retry**:

- WBW\_FIFO is full or does not have enough space left to accommodate another transfer.
- An uncompleted Delayed Read request is still pending in a WISHBONE slave unit (Write cycles cannot be posted until a Read cycle finishes on the PCI bus).

The PCI master module requests a PCI bus after a complete transaction has been stored in the WISHBONE slave unit WBW\_FIFO. After the PCI bus has been granted to the PCI master module, it initiates a transaction on the PCI bus. The module uses Memory Write or I/O Write PCI bus commands, depending on the value of the address space-mapping bit (0 = memory, 1 = I/O) of the image W\_BAx register. In case the WISHBONE master posted a serial Block Write cycle, the PCI master module performs a burst of the same length to the PCI target. Single Posted Write cycles or non-serial Block Write cycles are completed as Single Write cycles on the PCI bus. If the PCI bus arbiter revokes mastership from the PCI master module (#GNT is deasserted), it finishes the current cycle and releases the PCI bus for which is afterwards has to re-arbitrate in order to continue any Posted Write cycles left in a WBW\_FIFO. The core handles **Retry** and **Target Disconnect** terminations by retrying the transaction until it completes or some other termination is signaled.

Because all Write cycles are posted to and are therefore immediately acknowledged by the WISHBONE master, there is an alternate way of communicating errors signaled on the PCI bus when Posted Write cycles have already been written to their final destination: Error Reporting registers provide an Error Reporting mechanism. Error Reporting must be enabled by the errors enable (ERR\_EN) bit of the WISHBONE Error Control and Status (W\_ERR\_CS) register. When enabled, errors can generate interrupts if the error interrupt enable (EINT\_EN) bit of the W\_ERR\_CS register is 1. Each of the Error Reporting registers stores a part of information about the Posted Write transaction on the PCI that was terminated with an error.

• A value of 1 in the error signaled bit (ERR\_SIG) of the W\_ERR\_CS register indicates that an error has been recorded. The Field Bus Command (BC) of this register stores a bus command used for an access that has been terminated with Error, while field Byte

Enables (BE) stores the value of byte enables during the transfer. The error source bit (ES) indicates the source of an error (1 = Master (Master Abort), 0 = Target (Target Abort)).

- W\_ERR\_ADDR stores a 32-bit address that the PCI master module tried to access when the error occurred.
- W\_ERR\_DATA stores 32 bits of data used in a transfer that was terminated with an error.

Error terminated write transactions are discarded, while other posted transactions proceed normally.

#### 3.2.4 WISHBONE to PCI Read Cycles

Read cycles initiated by the WISHBONE master are handled as Single Delayed Reads. Multiple Delayed Read cycles are not supported. Delayed transactions must be completed on the PCI bus before they can be completed on the WISHBONE bus. The section on addressing and images has described how the WISHBONE slave unit decodes addresses to know if it is a slave for a current cycle. Handling of Read transactions is encoded in the ImageControl register (W\_IMG\_CTRLx). There are a few options how to define the behavior of the WISHBONE slave unit during Read transactions for images mapped to memory space:

- The PREF\_EN bit indicates that the address range of an image is prefetchable, which means that the bridge core can pre-fetch data from the target and store it in WBR\_FIFO. This method increases the system performance since a Delayed Read transaction only knows the starting address of the transfer.
- The MRL\_EN bit indicates that the PCI master module is free to use the Memory Read Line bus command for Burst Read cycles.
- When both, PREF\_EN and MRL\_EN bits are set, bridge will use Memory Read multiple bus command on PCI bus.

Images mapped to I/O space handle any Read transaction as single Delayed Read (not as Burst Read cycle). If the WISHBONE master attempts to perform a serial Block Read cycle from an I/O space mapped image, the cycle is terminated with an error by the WISHBONE slave module.

The bridge core performs pre-fetched Reads only through images mapped to memory space. Prefetchable address space is assumed only when the PREF\_EN bit or MRL\_EN bit of the corresponding W\_IMG\_CTRLx register is set, and the WISHBONE master signals a serial Block Read cycle.

Non-prefetchable address space is assumed for the following conditions:

- 1. Accesses to I/O mapped address space are always non-prefetched.
- 2. The WISHBONE master performs a Single or Block Read cycle, or the PREF\_EN bit is cleared.

When the WISHBONE slave unit latches address and SEL(3:0) data of a Read request, the PCI master module requests mastership for the PCI bus. When mastership is granted, the PCI master module initiates a PCI Read transaction. The bus command used for the transaction depends on various parameters described in the following table:

Address space mapping of image	Cycle initiated by WISHBONE master	PREF_EN bit value	MRL_EN bit value	Bus command used
I/O	Single or Block Read	X	X	I/O Read
Memory	Single or Block Read	X	X	Memory Read
	Serial Block Read	0 0	0 1	Memory Read Memory Read Line
		1 1	0 1	Memory Read Memory Read Multiple

Table 3-3: Bus command encoding for Reads through PCI master module

Read cycles to address space that is not prefechable are performed in one data phase on the PCI bus. After the first data phase, the PCI master module releases the PCI bus.

All Delayed Reads from address space marked as prefetchable are performed in Burst Read cycles. The PCI master module reads data from the target and puts it into WBR\_FIFO. The PCI master module finishes a Burst Read cycle and releases the PCI bus if any of the following conditions is met:

- 1. WBR\_FIFO is full.
- 2. The target issues **Target Disconnect**.

3. The mastership of the PCI bus is revoked by the PCI arbiter (#GNT is de-asserted).

When the WISHBONE master retries this Read transaction, data is ready and the WISHBONE slave module pulls data out of the WBR\_FIFO and provides it on the WISHBONE bus.

Any data left in WBR\_FIFO after the WISHBONE master ends a Read cycle is flushed immediately.

So far, WISHBONE to PCI Read cycles have been described as if always completed successfully, but it is common for PCI bus targets or masters to generate error terminations. Terminations from the PCI bus must be propagated to the WISHBONE bus to let the WISHBONE master know what happened to the transaction it initiated.

The PCI target is capable to operate the following terminations:

- Retry
- Disconnect with data
- Disconnect without data
- Target Abort

The **Retry** termination is not propagated back to the WISHBONE bus. The bridge core simply retries the transaction.

**Disconnect** is a valid termination for Single Read cycles. The PCI master module does not retry these transactions but stores data for Single Read cycles and waits for the WISHBONE master to fetch it.

**Target Abort** is an error signaled to the WISHBONE master. Retrying the transaction, it receives a bus error termination (the WISHBONE slave module asserts ERR\_I).

**Master Abort** is an error termination. The WISHBONE master receives an error when a transaction ends with **Master Abort** on the PCI bus. The only exception to this rule is a Configuration Read cycle, which returns all 0s.

# 3.3 PCI Target Unit

PCI target unit connects to PCI initiators acting as a target. This section describes the basic functionality of the PCI target unit and is divided into subsections, each of them defining what a PCI initiator needs to do to initiate PCI to WISHBONE transactions.

#### 3.3.1 PCI Target Unit Functionality

This part gives a functional overview of the PCI target unit. Detailed description is provided in the following sections.




Figure 3-5: PCI target unit architecture overview

The PCI target unit consists of several functional parts allowing PCI initiators to perform Read/Write access to the WISHBONE bus.

#### 3.3.1.1 PCI Target Module

The PCI target module is a 32-bit/66MHz (33MHz for FPGA implementation), *PCI Local Bus Specification Rev. 2.2* compliant target interface. It handles Read/Write cycles to images of WISHBONE address space and configuration space accesses.

#### 3.3.1.2 PCIW\_FIFO

The PCI target module uses PCIW\_FIFO (PCI Write FIFO) for posting Memory and I/O Write cycles performed by the PCI initiator. PCIW\_FIFO also performs a different bus clock adaptation.

#### 3.3.1.3 PCIR\_FIFO

The WISHBONE master module uses PCIR\_FIFO (PCI Read FIFO) for storing data read from WISHBONE slaves. PCIR\_FIFO performs a different bus clock adaptation.

#### 3.3.1.4 WISHBONE Master Module

The WISHBONE master module is a 32-bit WISHBONE master interface as defined in *WISHBONE Specification Rev. 1B.* The core requests the WISHBONE bus through its WISHBONE master module. Chapter 5.2 WISHBONE Interface, describes in detail the WISHBONE interface of the core.

#### 3.3.2 Addressing and Images of the PCI Target Unit

As mentioned above, the PCI target unit incorporates 1 to 5 configurable PCI address space images (The *Design Document and Implementation Notes* discuss in detail how to define the number of images) and one special image used for configuration space accesses from the PCI bus with a configurable base address. In host bridge implementations, this special image can be configured to provide access to normal address space – therefore configuration space would not be accessible (see also 3.1.1 Configuration Space Access for Host Bus Bridges and 4.1 Register List and Description).

The behavior of each image is controlled by its PCI Base Address (P\_BA0 – P\_BA5), PCI Translation Address (P\_TA0 – P\_TA5), PCI Image Control (P\_IMG\_CTRL0 – P\_IMG\_CTRL5), and PCI Address Mask (P\_AM0 – P\_AM5) registers. Status, errors, and interrupts for each image are recorded in the Status registers described later in this document. The PCI target module claims the cycle started by the initiator on the PCI bus if one of the PCI images is selected and enabled. An image is enabled if the IMG\_EN bit of its P\_AM register is set to 1. An image is selected when the address provided during the initial cycle on the PCI bus is placed within the memory range of that image. The range is determined with values of P\_BA and P\_AM registers. Each image can represent 4KB to 2GB of the WISHBONE address space.

Each image can be mapped to memory or I/O space, determined by the address spacemapping bit (ASM) of the image's P\_BAx register. If the ASM bit is 0, the image maps to memory space, and otherwise to I/O space. How to specify a 1MB image of WISHBONE address space with an address range of 0x10100000 - 0x101FFFFF?

Software must write a value of 0x10100XX0 to the bBase aAddress register of an image (the LSB of this register is set to 0 to indicate memory space mapping). This way, the base address is set at 0x10100000. Twelve LS bits are marked as Don't Cares. The minimum block size is 4KB.Software writes a value of 0xFFF00XXX into the P\_AM register of the corresponding image. The MS bit is the IMG\_EN bit, which is set to a value of 1. It is also used for address masking, i.e. how we limit a maximum image size to 2GB. Each bit in the P\_AM register corresponds to one address line. If the bit is 1, then this address line is used in address comparison, and otherwise it is not. A value of 0xFFF00000 in the P\_AM register means that ADDR\_O(31..20) signals are compared with a P\_BA[31..20] value. If values match, the image is selected. In this case, ADDR\_O(19..0) lines define an offset in an address range of 1MB.

#### Example 3-3: Address range of WISHBONE slave image

If address translation is enabled for a selected image (AT\_EN bit of P\_IMG\_CTRLx is 1), it is performed between PCI and WISHBONE address. Address translation is done by replacing the masked part of the PCI address with the corresponding bits from the P\_AT register. This provides very flexible address mapping.

Let's assume that base address and address mask are set as described in previous example. We want PCI address range of а 0x10100000 - 0x101 FFFFF to be mapped elsewhere on the WISHBONE bus, e.g. at 0x01000000 - 0x010FFFFF. To achieve this, we need a translation of addresses coming from the PCI initiator. The AT\_EN bit of the corresponding IMG\_CTRL register is set to a value of 1 and of the corresponding P\_AT register to a value of 0x01000XXX, respectively. The P\_AM register is already set, so address translation replaces AD(31..20) provided by the PCI initiator with a 0x010 value set in the P\_AT register for accesses on the WISHBONE bus. This way, we have a WISHBONE address range of 0x01000000 - 0x010FFFFF, accessible on the PCI bus in a range of 0x10100000 - 0x101FFFFF.

Example 3-4: Address translation

#### 3.3.3 PCI to WISHBONE Write Cycles

The previous section described how a PCI target unit knows if it is the target of a current cycle initiated by a PCI initiator. In this section, Write accesses are described in detail,

http://www.opencores.org

assuming that a PCI target unit decodes an address to fall within a range of one of its enabled images.

The PCI target module is capable of handling Single and Burst Write transfers through one of its PCI target images.

Note:

Serial block transfers (bursts on the WISHBONE bus) are still under discussion because the *WISHBONE Bus Specification* does not provide a mechanism of identifying them. Until serial block transfers will be specified, all bursts from the PCI bus are handled as Block Write cycles.

All Write cycles from the PCI master to the WISHBONE bus are handled as Posted Writes. Due to this, the Read Modify Write command is not supported on the WISHBONE bus. Write cycles are claimed on the PCI bus immediately after receiving a request and are stored in PCIW\_FIFO. Each image can be mapped to I/O or memory space that is determined by a value of the address space-mapping bit (ASM) in the P\_BAx register of the corresponding image.

If an image maps to I/O space, all 32 AD lines are used for full byte address decoding, and AD(1:0) lines indicate the least significant valid byte for the transaction. The byte enable lines BE#(3:0) indicate the size of the transfer within the DWORD. They must be consistent with AD(1:0) as seen in Table 3-5. All other combinations are invalid. Invalid access is terminated with **Target Abort** on the PCI bus.

All PCI bursts to I/O space are treated as Single Posted Writes; therefore, Burst transfers are broken into single transfers. Their data phase is terminated with **Target Disconnect** with **Data**. The PCI initiator then attempts to perform the next access with the data following the first transfer. This is repeated until the "burst" transfer has finished.

Value on AD(1:0) lines	Starting Byte	Valid BE#(3:0) encoding
00	Byte 0	xxx0
01	Byte 1	xx01
10	Byte 2	x011
11	Byte 3	0111

Table 3-4: Valid AD(1:0) and BE# (3:0) combinations for I/0	O mapped address space accesses
---	---------------------------------

If an image maps to memory space, 30 AD lines (the AD(31:2) bus) provide a DWORDaligned address. The AD(1:0) lines are not part of the address decoded, but they indicate the order in which the PCI initiator requests data to be transferred, as seen in Table 3-5. The Linear Incrementing Burst mode is fully supported, while the Cache-line Wrap mode is broken into single transfers whose data phase is terminated with **Target Disconnect**  with Data. The PCI initiator then attempts to perform the next access with the data following the first transfer. This is repeated until the Cache-line Wrap mode burst transfer has finished.

Value on AD(1:0) lines	Burst Ordering encoding
00	Linear Incrementing
01	Reserved (disconnect after first data phase)
10	Cache-line Wrap mode
11	Reserved (disconnect after first data phase)

Table 3-5: BURST Ordering combinations for MEMORY mapped address space accesses

All other combinations are reserved (because of an earlier version of the *PCI Specification*). Therefore, accesses must be terminated with **Disconnect** after the first data phase, but requested memory address space is not affected. There are additional reasons for the PCI target to terminate a current bus-cycle.

When the PCI target unit is unable to respond within its subsequent latency requirement, it terminates a transfer with **Disconnect with/without Data** while data is being transferred, or immediately afterwards, on the initial data phase. This applies to the following conditions:

- The target is not capable of doing a burst (as mentioned above).
- The target is temporarily unable to continue bursting when PCIW\_FIFO is already fulfilled with the current Burst Write.

The PCI target unit abnormally terminates a transfer with **Target Abort** when it detects a fatal error of the following kind (otherwise it would not be able to complete the requested transfer):

• The master initiates a non-valid combination of AD(1:0) and BE#(3:0) when accessing I/O mapped image space (as mentioned above).

When it is busy and temporarily unable to process the transaction, the PCI target unit terminates a transfer with **Retry** before any data is transferred. This applies to the following situations:

- An internal resource conflict emerges when PCIW\_FIFO is full or cannot provide enough space to accommodate another burst transfer.
- The target is locked by another master when an uncompleted Delayed Read request is still pending in a PCI target unit (Write cycles cannot be posted until a Read cycle finishes on the WISHBONE bus).

All PCI bus transfer terminations described above are PCI target terminations, but masters may also terminate transactions.

Regardless whether image mapping occurs to MEMORY or I/O space, the PCI initiator or target can insert wait cycles into the current Write transfer.

The PCI target module must perform address decoding every time the PCI initiator induces a Write transfer in order to determine if this transfer is related to it. The WISHBONE master module initiates a transaction on the WISHBONE bus after a complete transaction has been stored in the PCIW\_FIFO unit of the PCI target. The module uses Single Write or Block Write transfers, depending on the value of the control bit in the PCIW\_FIFO line that indicates a burst from the PCI bus. Block Write cycles on the WISHBONE bus have the same length as bursts from the PCI. If a burst on the PCI bus was cut because of smaller PCIW\_FIFO depth, the block size is as large as the size of the burst written into the PCIW\_FIFO. When a PCI initiator completes a Burst Write cycle with the next access, it is treated as a new burst transfer written to PCIW\_FIFO.

Because all Write cycles are posted and therefore immediately claimed by the PCI Target module and stored to the PCIW\_FIFO, there is an alternate way of communicating errors signaled on a WISHBONE bus when Posted Write cycles actually have been written to their final destination—the mechanism of Error Reporting, which is provided through Error Reporting registers. The error enable bit (ERR\_EN) of the PCI Error Control and Status register (P\_ERR\_CS) must enable this mechanism. If Error Reporting is enabled, errors can generate interrupts when the error interrupt enable bit (EINT\_EN) of the P\_ERR\_CS register is 1. Each Error Reporting register stores part of the information about the Posted Write transaction on the WISHBONE bus that was terminated with an error.

- A value of 1 in the error signaled bit (ERR\_SIG) of the P\_ERR\_CS register indicates that an error has been recorded. The Field Bus Command (BC) of this register stores the bus command used on the PCI bus for the access that terminated with an error on the WISHBONE bus while the field Byte Enables (BE) stores the value of byte enables (SEL\_O(3:0) lines) during the transfer.
- P\_ERR\_ADDR stores the 32-bit address the WISHBONE master module tried to access when the error occurred.
- P\_ERR\_DATA stores the 32 bits of data used in the transfer on the WISHBONE bus that terminated with an error.

Only the Write transaction that generated an error is discarded, any subsequent transactions are processed normally.

# 3.3.3.4 PCI to WISHBONE Read Cycles

Read cycles induced by the PCI initiator are handled as single Delayed Reads. This explains why the Read Modify Write command on the WISHBONE bus as well as Multiple Delayed Reads are not supported. Delayed transactions must be completed on the WISHBONE bus before they can complete on the PCI bus.

Above, the section on addressing and images described how the PCI target unit decodes an address to find out if it is the target for a current cycle. Handling Read transactions is encoded in the PCI Image Control register (P\_IMG\_CTRLx). To define the PCI target unit's behavior towards images mapped to memory space during Read transactions, several options exist:

- The PREF\_EN bit indicates that the address range of the PCI image is prefetchable, which means that the bridge core can pre-fetch data from the slave and store it in WBR\_FIFO. This method increases system performance since the Delayed Read transaction has information on starting address of the transfer only.
- Images mapped to I/O space handle any Read transaction as Single Delayed Read cycle (no bursts). If the PCI initiator attempts a Burst Read cycle from an image mapped to I/O space, the cycle is terminated with **Disconnect with Data**; thus the initiator can continue reading the rest of the data (by disconnecting the bursts).
- The bridge core performs pre-fetched Reads only through images mapped to memory space. Prefetchable address space is assumed for the following conditions:
  - The PREF\_EN bit of the corresponding P\_IMG\_CTRLx register is set.
  - The PCI initiator signals a Burst Read cycle (in this case the Read cycle will be pre-fetched, regardless of the PREF\_EN bit value).
- Non-prefetchable address space is assumed for the following conditions:
  - Accesses to I/O mapped address space are always non-prefetched.
  - The PCI initiator performs a Single Read cycle, and the PREF\_EN bit is cleared.

The following table shows PCI bus Read commands that are considered single or block transfers regarding the PREF\_EN bit.

Address space mapping of image	Bus command initiated by PCI initiator	PREF_EN bit value	Used cycle by WISHBONE master
I/O	I/O Read	Х	Single Read
Memory	Memory Read	0	Single Read
	Memory Read	1	Block Read

Memory Read Line	Х	Block Read

 Table 3-6: Bus command encoding for Read cycles through PCI target module

Non-prefetchable address space Read cycles are performed in one data phase on the WISHBONE bus. After the first data phase, the WISHBONE master module releases the WISHBONE bus.

All Delayed Read cycles from address space marked as prefetchable are performed as Block Read cycles. The WISHBONE master module reads data from the WISHBONE slave and puts it into PCIR\_FIFO. It finishes a Block Read cycle and releases the WISHBONE bus if any of the following conditions occurs:

- PCIR\_FIFO is full.
- The WISHBONE slave issues **Error** or **Retry**.

When the PCI initiator retries this Read transaction, data is ready and the PCI target module pulls out data from PCIR\_FIFO and provides it on the PCI bus. When PCIR\_FIFO is empty or the PCI initiator issues the Read cycle of an address that is not one DWORD higher than the previous address within the same block transfer, the PCI target module latches information about a new Read request and terminates the cycle with **Retry**.

Any data left in PCIR\_FIFO is flushed immediately.

Until now, PCI TO WISHBONE reads have been described as though all of them are completed successfully, but it is common for WISHBONE bus slaves or masters to generate error terminations. Terminations from the WISHBONE bus must be propagated to the PCI bus in to let the PCI initiator know what happened with the initiated transaction.

Following terminations are possible through WISHBONE slaves:

- **Retry**, which is not propagated back to the PCI bus. The bridge core simply retries the transaction.
- Error is a termination signaled to the PCI initiator. Retrying the transaction, the PCI initiator receives **Target Abort**.

There are additional reasons for the PCI target to terminate a current bus cycle.

The PCI target unit terminates a transfer with **Disconnect with/without Data** while data is being transferred, or immediately afterwards, on the initial data phase, when it is unable to respond within its subsequent latency requirement:

• The target is not capable of doing a burst (reading from I/O mapped space, as mentioned above).

http://www.opencores.org

• The target is temporarily unable to continue bursting when PCIR\_FIFO is cleared of the current Burst Read cycle.

The PCI target unit abnormally terminates a transfer with **Target Abort** (otherwise it will never be able to complete the requested transfer) if the master initiates a non-valid combination of AD(1:0) and BE#(3:0) when accessing the I/O mapped image space.

The PCI target unit terminates a transfer with **Retry** before any data is transferred when it is busy and temporarily unable to process the transaction. An internal resource conflict emerges when PCIR\_FIFO is empty.

All PCI bus transfer terminations described above are PCI target terminations, but masters may also terminate transactions.

Regardless whether image mapping occurs to MEMORY or I/O space, the PCI initiator or target can insert Wait cycles into the current Write transfer.

On the other side of the PCI target module, the side of the WISHBONE master unit, the WISHBONE slave can also insert Wait cycles.

# 3.4 Transaction Ordering

In order to satisfy PCI transaction ordering rules, the following functionality is implemented:

- 1. When the WISHBONE slave unit receives a Read request and no other Delayed Read request is pending or waiting to be retried by the WISHBONE master, it latches address and byte enable information and terminates the cycle with **Retry**.
- 2. After receiving a Read request, the WISHBONE slave unit locks out any nonconfiguration space access. (All requests to the WISHBONE slave unit are terminated with **Retry**.)
- 3. Posted Write cycles from WBW\_FIFO are processed until WBW\_FIFO is empty.
- 4. The PCI master module completes a Read cycle on the PCI bus.
- 5. When a Read cycle is complete (e.g. when it becomes a Delayed Read completion), Posted Write cycles are accepted again in WBW\_FIFO.
- 6. The PCI target module retries all non-configuration space accesses from the PCI bus.
- 7. All Posted Write cycles from PCIW\_FIFO are completed on the WISHBONE bus until PCIW\_FIFO is empty.

- 8. The WISHBONE slave unit allows a Read cycle to be completed on the WISHBONE bus.
- 9. If the Read cycle not complete, WISHBONE slave and PCI target unit allow the posting of Write cycles.

# 3.5 Parity

Parity monitoring and generation is required by all PCI agents according to the *PCI Local Bus Specification*. The PCI master module monitors a PAR signal during Read cycles and drives it during Write cycles. The PAR signal provides even parity through C/BE# [3:0] and AD [31:0] lines during address and data phase. If the PCI master performs a Write cycle, the target is responsible for monitoring PAR and asserting PERR# if an error is detected. During Read cycles, the PCI master module monitors PAR and asserts PERR# if an error is detected. If a master detects a parity error during a Read transaction or samples the PERR# signal asserted during a Write transaction, it must set the parity error detected bit in its configuration space Status register.

If the parity error response bit is set, the PCI master module must signal a parity error by asserting the PERR# signal during Read transactions.

When the PERR\_INT\_EN bit is set, the core signals an interrupt request in an additional response to parity errors, as recommended by the *PCI Bus Specification*. Parity error detection has no influence on the PCI master module—it continues the transaction until finished or until terminated by the target.

# 3.6 Interrupts

The PCI IP core is capable of generating interrupts in response to different events. Interrupt Control and Interrupt Status registers control these interrupts. If the core is implemented as a guest bridge, interrupts are reported on the PCI bus through assertion of the INTA# pin; if it is implemented as a host, they are reported on the WISHBONE bus through assertion of the INTA\_O pin. The Interrupt Control register is used for enabling/disabling interrupts originating from different sources. The interrupt Status register is used to determine the source of an interrupt and to clear interrupt requests. The software must locate and clear the source of an interrupt request before clearing status bits in a bridge core.

# 4

# Registers

This section describes all Control and Status registers inside the PCI core also called Configuration Space. It consists of PCI Configuration Space Header (Type 00h) and device specific Configuration Space Registers. The *Width* field specifies the number of bits in the register, *Access* specifies the valid access types, R/W stands for Read and Write access, and R for Read Only access.

Name	Address	Width	Access	Description
PCI Configuration Space	0x000 - 0x0FF			PCI Specification Rev. 2.2
				configuration space
P_IMG_CTRL0*	0x100	32	R/W	PCI Image0 Control
				register
P_BA0*	0x010 and	32	R/W	PCI Image0 Base Address
	0x104			register
P_AM0*	0x108	32	R/W	PCI Image0 Address Mask
				register
P_TA0*	0x10C	32	R/W	PCI Image0 Translation
				Address register
P_IMG_CTRL1	0x110	32	R/W	PCI Image1 Control
				register
P_BA1	0x014 and	32	R/W	PCI Image1 Base Address
	0x114			register
P_AM1	0x118	32	R/W	PCI Image1 Address Mask
				register
P_TA1	0x11C	32	R/W	PCI Image1 Translation
				Address register

# 4.1 Register List and Description

Name	Address	Width	Access	Description
P_IMG_CTRL2	0x120	32	R/W	PCI Image2 Control
				register
P_BA2	0x018 and	32	R/W	PCI Image2 Base Address
	0x124			register
P_AM2	0x128	32	R/W	PCI Image2 Address Mask
				register
P_TA2	0x12C	32	R/W	PCI Image2 Translation
				Address register
P_IMG_CTRL3	0x130	32	R/W	PCI Image3 Control
				register
P_BA3	0x01C and	32	R/W	PCI Image3 Base Address
	0x134			register
P_AM3	0x138	32	R/W	PCI Image3 Address Mask
				register
P_TA3	0x13C	32	R/W	PCI Image3 Translation
				Address register
P_IMG_CTRL4	0x140	32	R/W	PCI Image4 Control
				register
P_BA4	0x020 and	32	R/W	PCI Image4 Base Address
	0x144			register
P_AM4	0x148	32	R/W	PCI Image4 Address Mask
				register
P_TA4	0x14C	32	R/W	PCI Image4 Translation
				Address register
P_IMG_CTRL5	0x150	32	R/W	PCI Image5 Control
				register
P_BA5	0x024 and	32	R/W	PCI Image5 Base Address
	0x154			register
P_AM5	0x158	32	R/W	PCI Image5 Address Mask
				register
P_TA5	0x15C	32	R/W	PCI Image5 Translation
				Address register
P_ERR_CS	0x160	32	R/W	PCI Error Control and
				Status register
P_ERR_ADDR	0x164	32	R	PCI Erroneous Address
				register
P_ERR_DATA	0x168	32	R	PCI Erroneous Data
				register

Name	Address	Width	Access	Description
WB_CONF_SPC_BAR	0x180	32	R	WISHBONE
(Base for WISHBONE				Configuration Space Base
bus)				Address
W_IMG_CTRL1	0x184	32	R/W	WISHBONE Image1
				Control register
W_BA1	0x188	32	R/W	WISHBONE Image1 Base
				Address register
W_AM1	0x18C	32	R/W	WISHBONE Image1
				Address Mask register
W_TA1	0x190	32	R/W	WISHBONE Image1
				Translation Address
				register
W_IMG_CTRL2	0x194	32	R/W	WISHBONE Image2
				Control register
W_BA2	0x198	32	R/W	WISHBONE Image2 Base
				Address register
W_AM2	0x19C	32	R/W	WISHBONE Image2
				Address Mask register
W_TA2	0x1A0	32	R/W	WISHBONE Image2
				Translation Address
				register
W_IMG_CTRL3	0x1A4	32	R/W	WISHBONE Image3
				Control register
W_BA3	0x1A8	32	R/W	WISHBONE Image3 Base
				Address register
W_AM3	0x1AC	32	R/W	WISHBONE Image3
				Address Mask register
W_TA3	0x1B0	32	R/W	WISHBONE Image3
				Translation Address
				register
W_IMG_CTRL4	0x1B4	32	R/W	WISHBONE Image4
				Control register
W_BA4	0x1B8	32	R/W	WISHBONE Image4 Base
				Address register
W_AM4	0x1BC	32	R/W	WISHBONE Image4
				Address Mask register
W_TA4	0x1C0	32	R/W	WISHBONE Image4
				Translation Address
				register

Name	Address	Width	Access	Description
W_IMG_CTRL5	0x1C4	32	R/W	WISHBONE Image5
				Control register
W_BA5	0x1C8	32	R/W	WISHBONE Image5 Base
				Address register
W_AM5	0x1CC	32	R/W	WISHBONE Image5
				Address Mask register
W_TA5	0x1D0	32	R/W	WISHBONE Image5
				Translation Address
				register
W_ERR_CS	0x1D4	32	R/W	WISHBONE Error
				Control and Status register
W_ERR_ADDR	0x1D8	32	R	WISHBONE Erroneous
				Address register
W_ERR_DATA	0x1DC	32	R	WISHBONE Erroneous
				Data register
CNF_ADDR	0x1E0	32	R/W	Configuration Cycle
				Generation Address
				register
CNF_DATA	0x1E4	32	R/W	Configuration Cycle
				Generation Data register
INT_ACK	0x1E8	32	R	Interrupt Acknowledge
				register
ICR	0x1EC	32	R/W	Interrupt Control register
ISR	0x1F0	32	R/W	Interrupt Status register

\* – All 4 PCI image0 control and address registers are implemented when PCI bridge is implemented as HOST and all 6 images are used. Otherwise only PCI Image0 Base Address register (P\_BA0) is implemented on the same offset address and is used for access to the entire Configuration Space (see also 3.1.1 Configuration Space Access for Host Bus Bridges and 3.3.2 Addressing and Images of the PCI Target Unit).

Table 7: List of registers

# 4.1.1 WISHBONE Slave Unit Control & Status

The registers of the WISHBONE slave unit start at offset 0x180 from the base address. The base address is pre-defined during the design phase for WISHBONE bus accesses; the base address for the PCI bus is defined with a configuration cycle for Guest

http://www.opencores.org

Implementation or with writing to this register by the WISHBONE master for Host Implementation (see also chapter 3.1, "Configuration Space").

## 4.1.1.1 WISHBONE Configuration Space BAR

Bit #	Access	Reset	Description
32	R	*	This register stores the base address to access core
			registers from the WISHBONE bus. It is read only.

\* – Value at reset is defined before implementation in parameter file

#### Table 4-8: WISHBONE configuration space Base Address register

Register layout:




Figure 4-1: WISHBONE configuration space Base Address register layout

The register is read only. Bits 31 - 12 define the WISHBONE configuration space base address. Bits 11 - 0 are always 0 because the minimum image size is 4KB.

## 4.1.1.2 WISHBONE Image Control and Address Registers


Five configurable WISHBONE slave images can be implemented. Each of these images implements its own set of registers. Image Control and Address registers are the same for all five images.

Image Control registers: V	W_IMG_CTRL1 - W_IMG_CTRL5

Bit #	Access	Reset	Description
32	RW	0x0000	The register value controls the WISHBONE slave unit
		0000	behavior when an image is selected and enabled.

#### Table 4-9: WISHBONE Image Control register

Register layout:



## Figure 4-2: WISHBONE Image Control register layout

## Bit descriptions:

Bit #	Access	Description
31 – 3	N/A	Not used
2	Address Translation	If this bit is set, address translation for the
	Enable	corresponding image is enabled.
1	Prefetch enable	This bit marks address space occupied by an image as
		prefetchable.
0	Memory Read Line	When the WISHBONE master performs block read
	Enable	cycles, this bit enables the usage of memory access
		optimizing commands. If the prefetch-enable bit is also
		set, read will be performed using Memory Read
		Multiple command, otherwise the Memory Read Line command will be used.

### Table 4-10: WISHBONE Image Control register bit descriptions

## Base Address registers: W\_BA1- W\_BA5

Width	Access	Reset	Description
32	RW	0x00000000	This register value holds the WISHBONE bus base address of an image.

#### Table 4-11: WISHBONE Base Address register

## Register layout:

31		24
	BA	
23		16
	BA	



Figure 4-3: WISHBONE Base Address register layout

Bit descriptions:

Bit #	Access	Description
31 – 12	Base Address	Image base address. How many bits from this field are compared with ADDR_I(31:0) is defined in the Address Mask register.
11-1	N/A	Because the minimum block size is 4KB, this field is reserved.
0	Address Space Mapping	This bit defines to which address space an image maps on the PCI bus. 0 – Memory space mapping 1 – I/O space mapping


## Table 4-12: WISHBONE Base Address register bit descriptions

## Address Mask registers: W\_AM1 - W\_AM5

Width	Access	Reset	Description
32	RW	0x00000000	This register value represents an address mask. If the corresponding bit is 1, the address line in the same position is compared with the value in the Base Address register. If the bit is 0, the corresponding address line is not compared with the value in the BA register.

#### Table 4-13: WISHBONE Address Mask register

Register layout:



## Figure 4-4: WISHBONE Address Mask register layout

Bit descriptions:

Bit #	Access	Description
31	Image Enable &	This bit must be set to enable an image. If 0, the
	Address Mask	corresponding image is not enabled. This bit is also
	(31)	used in Address Masking, i.e. how a limit of 2GB per
		image is implemented (at least ADDR_I(31)) must be
		compared with BA for each image.
30 – 12	Address Mask	The remainder of the Address Mask. If $bit(x)$ of the
		address mask is 1, $ADDR_I(x)$ is compared with the
		BA(x) bit in the Base Address register; otherwise it is
		not.
11-0	N/A	Because the minimum block size is 4KB, this field is
		always 0x000 (the twelve lower address lines are never
		compared with the BA register value).


## Table 4-14: WISHBONE Address Mask register bit descriptions

## Translation Address registers: W\_TA1 - W\_TA5

Width	Access	Reset	Description
32	RW	0x00000000	If address translation is enabled, compared address lines from the WISHBONE bus (specified with AM value) are replaced by corresponding values in this register for PCI bus accesses.

#### Table 4-15: WISHBONE Translation Address register

## Register layout:



#### Figure 4-5: WISHBONE Translation Address register layout

Bit descriptions:

Bit #	Access	Description
31 – 12	Translation Address	This register value is used when address translation is enabled. Each value on ADDR_I lines not masked by AM register setting is replaced by the corresponding bit value of the Translation Address register for PCI bus accesses.
11-0	N/A	Because the minimum block size is 4KB, this field is always 0x000 (the twelve lower address lines are never replaced).

 Table 4-16: WISHBONE Translation Address register bit descriptions

## 4.1.2 PCI Target Unit Control & Status

Guest bridge implementation always provides R/W access to Configuration space by configuring the Base Address 0 register. Other PCI agents are responsible for this by performing a Type 0 configuration cycle. Host bridge implementation can provide read-only access to Configuration Space or choose not to do that at all. This way, all six PCI Base Addresses can be used for accessing the WISHBONE address space.

31	31 <u>16 15</u> 0			
Device ID		Vendor ID		00h
Stat	us	Com	mand	04h
	Class Code		Revision ID	08h
BIST	Header Type	Latency Timer	Cache Line Size	0Ch
	<b>Base Addres</b>	s Register #0		10h
	<b>Base Addres</b>	s Register #1		14h
	<b>Base Addres</b>	s Register #2		18h
	Base Address Register #3			1Ch
Base Address Register #4			20h	
	Base Address Register #5			24h
	CardBus C	CIS Pointer		28h
Subsys	stem ID	Subsystem	Vendor ID	2Ch
	Expansion ROM	M Base Address		30h
	Reserved Cap List Pointer			34h
	Rese	erved		38h
Max_Lat	Max_Lat Min_Gnt		Interrupt Line	3Ch

Figure 4-6: PCI Configuration Space Header (Header type 00h)

All PCI-compliant devices must support Vendor ID, Device ID, Command, Status, Revision ID, Class Code, and Header Type. The Header Type is type 00h, which defines the header structure of Figure 4-6.

The configuration space header used for device identification includes the following:

- Vendor ID: This field identifies the manufacturer of the device. To ensure uniqueness, the PCI SIG allocates valid vendor identifiers. 0FFFFh is an invalid value for the Vendor ID.
- **Device ID:** This field identifies the particular device. It is allocated by the vendor.
- **Revision ID:** This register specifies a device specific revision identifier whose value is chosen by the vendor. An acceptable value is zero. This field should be viewed as a vendor-defined extension to the Device ID.
- **Header Type:** This byte identifies the layout of the second part of the predefined header (beginning at byte 10h in configuration space) and also whether or not the

device contains multiple functions. Bit 7 in this register is used to identify a multifunctional device. If the bit is 0, the device is single-functional. If the bit is 1, it has multiple functions. Bits 6 through 0 identify the layout of the second part of the predefined header.

• **Class Code:** The Class Code register is read only. It is used to identify the generic function of the device and, in some cases, a specific register-level programming interface (see the *PCI 2.2 Specification* for detailed description).

The Command register serves device control functions. When 0, the device is logically disconnected from the bus (except for configuration accesses). The following table shows bit descriptions.

Bit #	Implemented	Description
15 – 10	-	Reserved
9	NO	Fast Back-to-Back Enable. This optional Read/Write bit controls whether or not a master can do fast back- to-back transactions to different devices. A value of 1 indicates that the master is allowed to generate fast back-to-back transactions to different agents. A value of 0 means that fast back-to-back transactions are allowed only to the same agent. The state after RST# is 0.
8	$\checkmark$	SERR# enable. A value of 0 disables the SERR# driver, a value of 1 enables it. The state of this bit after RST# is 0. Address parity errors are reported only if this bit and bit 6 are 1.
7	NO	Stepping control. This bit is used to control whether or not a device does address/data stepping. Devices that never do stepping must hardwire this bit to 0.
6		Parity Error Response. This bit controls the device's response to parity errors. If set, the device must take its normal action when a parity error is detected. If the bit is 0, the device sets its detected parity error status bit (bit 15 in the Status register) when an error is detected but does not assert PERR# and continues normal operation. The state after RST# is 0.
5	NO	VGA Palette Snoop. This bit controls how VGA compatible devices and graphics devices handle access to the VGA Palette registers. When this bit is 1, palette snooping is enabled (i.e. the device does not respond to Palette Register Write cycles and snoops the data).

Bit #	Implemented	Description
4	NO	Memory Write and Invalidate. This is an enable bit for using the Memory Write and Invalidate command. When this bit is 1, masters may generate the command. When it is 0, Memory Write must be used instead. The state after RST# is 0.
3	NO	Special cycles. Controls a device's action on Special Cycle operations. A value of 0 causes the device to ignore all Special Cycle operations. A value of 1 allows the device to monitor Special Cycle operations. The state after RST# is 0.
2	N	Bus master. This bit controls the device's ability to act as a master on the PCI bus. A value of 0 disables the device from generating PCI accesses. A value of 1 allows the device to behave as a bus master. The state after RST# is 0.
1		Memory space. This bit controls the response to memory space access. A value of 0 disables the device response. A value of 1 allows responding to memory space access. The state after RST# is 0.
0	$\bigvee$	I/O space. This bit controls the response to I/O space access. A value of 0 disables the device response. A value of 1 allows the device to respond to I/O space access. The state after RST# is 0.

#### Table 4-17: Command register of PCI configuration header

The Status register notes the device status. Reserved bits are read only and return 0 after reading. A 1 bit is reset whenever a 1 is written to a corresponding bit location. The following table provides a description of the corresponding bits.

Bit descriptions:

Bit #	Implemented	Description
15		Detected Parity Error. The device must set this bit
		whenever it detects a parity error, even if parity error
		handling is disabled (as controlled by bit 6 in the
		Command register).
14		Signaled System Error. This bit must be set whenever
		the device asserts SERR#.

Bit #	Implemented	Description
13	$\checkmark$	Received <b>Master Abort</b> . A master device must set this bit whenever its transaction (except for special cycles) is terminated with <b>Master Abort</b> . All master devices must implement this bit.
12	$\checkmark$	Received <b>Target Abort</b> . A master device must set this bit whenever its transaction is terminated with <b>Target Abort</b> .
11		Signaled <b>Target Abort</b> . A target device must set this bit whenever it terminates a transaction with <b>Target Abort</b> .
10 – 9	$\checkmark$	DEVSEL timing: 00 – fast; 01 – medium; 10 – slow. These bits are read-only and must indicate the slowest time that a device needs to assert DEVSEL# for any bus command, except Configuration Read and Configuration Write.
8	$\checkmark$	<ul> <li>Master Data Parity Error. This bit is implemented by bus masters only. It is set when three conditions are met: 1) The bus agent asserted PERR# itself (on a Read cycle) or observed PERR# asserted (on a Write cycle).</li> <li>2) The agent setting the bit acted as the bus master for the operation during which the error occurred. 3) The parity error response bit (Command register) is set.</li> </ul>
7	NO	Fast Back-to-Back Capable. This optional read only bit indicates whether or not the target is capable of accepting fast back-to-back transactions when the transactions do not refer to the same agent.
6	_	Reserved
5	$\checkmark$	66 MHz capable. This optional read only bit indicates whether or not this device is capable of running at 66 MHz. A value of 1 indicates that the device is 66 MHz capable.
4	NO	List of compatibilities. A value of zero indicates that no new capabilities' linked list is available. A value of one indicates that the value read at offset 34h is a pointer in configuration space to a linked list of new capabilities.
3 – 0	-	Reserved

## Table 4-18: Status register of PCI configuration header

The following descriptions include only miscellaneous (device independent), already implemented registers:

- The Latency Timer register specifies the timer value in units of PCI bus clocks. After RST#, the register value is 0.
- The Interrupt Line register tells to which input of the system interrupt controller(s) the device's interrupt pin is connected (the *Design Document* describes in detail how it is implemented).
- The Interrupt Pin register tells which interrupt pin the device uses. A value of 1 corresponds to INTA# and so on. The values from 05h to FFh are reserved.
- There are 6 Base Address registers, and each one of them consists of a 28-bit base address for MEMORY mapping or a 30-bit base address for I/O mapping. Other bits are control bits and described in the following table.

Bit descriptions:

Bit #	Description
31 – 4	Base address (only the upper 20 bits are valid)
3	Prefetchable
2 –1	Type: 00 – 32-bit address space; 01 – reserved; 10 – 64-bit address space; 11 – reserved
0	Memory space indicator = '0' (always for MEMORY mapped space)!!!

Table 4-19: Base Address register of PCI configuration header for memory mapped space

Bit descriptions:

Bit #	Description
31 – 2	Base address (only the upper 20 bits are valid)
1	Reserved
0	I/O space indicator = '1' (always for I/O mapped space)

## Table 4-20: Base Address register of PCI configuration header for I/O mapped space

Regardless to which space (memory or I/O) the Base Address register points, its value is also mapped to the PCI configuration space BAR (Base Address register).

## 4.1.2.2 PCI Image Control and Address Registers

There are six possible configurable PCI slave images. Each of these images implements its own set of registers.

The only exception is the set of PCI image0 control and address registers. This set of 4 registers is implemented only when PCI bridge is implemented as HOST and all 6 images are used (see Table 4-22, Table 4-24, Table 4-26 and Table 4-28). Otherwise there are five possible configurable PCI slave images (PCI image1 - PCI image5) and only PCI Image0 Base Address register (P\_BA0) is implemented for PCI image0 on the same offset address and is used for access to the entire Configuration Space (see Table 4-15 and Figure 4-7). Other 3 registers are not implemented and therefore can not be written (see also 3.1.1 Configuration Space Access for Host Bus Bridges and 3.3.2 Addressing and Images of the PCI Target Unit).

Base Address Registers: P\_BA0

Width	Access	Reset	Description
32	RW	0x00000000	This register stores the base address for accessing core
			registers from the PCI bus.

#### Table 4-15: PCI Image0 Base Address register




Figure 4-7: PCI Image0 Base Address register layout – Image0 used for accessing the PCI Configuration Space Header (type 00h)

## Image Control registers: P\_IMG\_CTRL0 (P\_IMG\_CTRL1) – P\_IMG\_CTRL5

Width	Access	Reset	Description
32	RW	0x00000000	The register value controls the PCI target unit
			behavior when an image is selected and enabled.

## Table 4-22: PCI Image Control Register

Register layout:

31						24
		Ox	00			
23						16
		Ox	00			
15						8
		0x	00			
7		4	3	2	1	0
	0x0		0	AT_EN	PREF_EN	0

E'		1
Figure 4-8: Po	CI Image Contro	l register layout

## Bit descriptions:

Bit #	Name	Description
31 – 3	N/A	Not used
2	Address Translation Enable	If this bit is set, address translation for the corresponding image is enabled.
1	Pre-fetch enable	This bit marks address space occupied by an image as prefetchable.
0	N/A	Not used

 Table 4-17: PCI Image Control Register bit descriptions

## Base Address Registers: P\_BA0 (P\_BA1) - P\_BA5

Width	Access	Reset	Description
32	RW	0x00000000	The register value holds the PCI bus base address of
			an image.

#### Table 4-24: PCI Base Address register

## Register layout:

31						24
		В	А			
23						16
		В	А			
15		12	11			8
	BA			0x	0	
7		4	3	2	1	0
	0x0		0	0	0	ASM

#### Figure 4-9: PCI Base Address Register Layout

Bit descriptions:

Bit #	Name	Description
31 – 12	Base Address	Image base address. The Address Mask register defines
		how many bits from this field are compared with
		ADDR_I(31:0).
11-1	N/A	Because the minimum block size is 4KB, this field is
		reserved.
0	Address Space	This bit defines to which address space an image maps
	Mapping	on the PCI bus.
		0 – Memory space mapping
		1 – I/O space mapping

 Table 4-19: PCI Base Address register bit descriptions

## Address Mask registers: P\_AM0 (P\_AM1) – P\_AM5

Width	Access	Reset	Description
32	RW	0x00000000	The register value represents the address mask. If the corresponding bit is 1, the address line in the same position is compared with a value in the Base Address register. If the bit is 0, the corresponding address line is not compared with a value in the BA register.

#### Table 4-26: PCI Address Mask register

Register layout:




Figure 4-10: PCI Address Mask register layout

Bit descriptions:

Bit #	Name	Description
31	Image Enable &	This bit must be set for an image to be enabled. If the

Bit #	Name	Description
	Address	bit is 0, the corresponding image is not enabled. This
	Mask(31)	bit is also used in Address Masking, i.e. how a limit of
		2GB per image is implemented (at least ADDR_I(31)
		must be compared with BA for each image).
30 - 12	Address Mask	This is the remainder of the Address Mask. If $bit(x)$ of
		the address mask is 1, then ADDR_I(x) is compared
		with the BA(x) bit in the Base Address Register;
		otherwise it is not.
11-0	N/A	Because the minimum block size is 4KB, this field is
		always 0x000 (the twelve lower address lines are never
		compared with the BA register value).

 Table 4-21: PCI Address Mask register bit descriptions

Translation Address registers: P\_TA0 (P\_TA1) – P\_TA5

Width	Access	Reset	Description
32	RW	0x00000000	If address translation is enabled, compared address
			lines from the PCI bus (specified with AM value) are
			replaced by corresponding values in this register for
			WISHBONE bus accesses.

#### Table 4-28: PCI Translation Address register

## Register layout:

31				24
		ТА		
23				16
		ТА		
15		12 11		8
	TA		0x0	
7				0
		0x00		

#### Figure 4-11: PCI Translation Address register layout

Bits descriptions:

Bit #	Name	Description
31 – 12	Translation	This register value is used when address translation is
	Address	enabled. Each value on ADDR I lines that is not

Bit #	Name	Description
		masked by AM register setting is replaced. by the corresponding bit value of the Translation Address register for WISHBONE bus accesses.
11-0	N/A	Because the minimum block size is 4KB, this field is always 0x000 (the twelve lower address lines are never replaced).

 Table 4-23: PCI Translation Address register bit descriptions

## 4.1.3 Reporting Registers

Error Reporting registers are provided because of Posted Write cycles, which are always acknowledged on the WISHBONE bus before they actually complete on the PCI bus, and vice-versa, so errors detected on PCI or WISHBONE buses cannot be reported back to WISHBONE master or PCI initiator using the standard bus protocol.

## 4.1.3.1 WISHBONE Slave Unit Error Reporting Registers

WISHBONE Error Control and Status register: W\_ERR\_CS

Width	Access	Reset	Description
32	RW	0x0000000	Part of this register is used for controlling the Error
			Reporting mechanism, another part for reporting
			statuses and additional information about an error that
			occurred during the completion of a Posted Write
			cycle on the PCI bus.

#### Table 4-24: WISHBONE Error Control and Status register

Register layout:

31		28	27			24
	BE			BC		
23						16
		0x	00			
15		12	11	10	9	8
	0x0		0	RTY_EXP	ES	ERR_SIG
7		4	3	2	1	0
	0x0		0	0	0	ERR_EN

## Figure 4-12: WISHBONE Error Control and Status register layout

Bit descriptions:

Bit #	Name	Description			
31 – 28	Byte Enables	The field value reports the state of BE# signals used in			
		the Posted Write cycle that terminated with an error.			
27-24	Bus Command	This field value reports a bus command used for the			
		Posted Write cycle that terminated with an error.			
16 – 11	N/A	Not used			
10	Retry Counter Expired	This bit reports that a Posted Write cycle has been retried <i>MAX_RETRY</i> times.			
9	Error Source	The ES bit indicates that the master terminated the transaction with <b>Master Abort</b> . Software can distinguish between two kinds of <b>Master Abort</b> terminations the PCI module performs: If the RTY_EXP bit is cleared, <b>Master Abort</b> was performed because no target claimed the transaction; if the RTY_EXP is set, the target signaled too many <b>Retry</b> terminations. A cleared ES bit indicates that the target of the transaction signaled <b>Target Abort</b> .			
8	Error Signaled	If set, this bit indicates that an error has been reported. While this bit is set, all WISHBONE slave unit operation is frozen. Software must clear this bit to enable transactions to resume their path through the WISHBONE slave unit. A bit is cleared by writing 1 to its location.			
7-1	N/A	Not used			
0	Error Enable	Setting this bit enables the Error Reporting mechanism. Clearing this bit means that Error Reporting is not performed—the transaction that caused an error is discarded, other transactions continue normally.			

Table 4-25: WISHBONE Error Control and Status register bit descriptions

## WISHBONE Erroneous Address Register: W\_ERR\_ADDR

Width	Access	Reset	Description	
32	R	0x00000000	When Error Reporting is enabled and an error is	
			signaled, this register stores the address of the	
			transaction on the PCI bus that caused an error.	

## Table 4-26: WISHBONE Erroneous Address register

WISHBONE Erroneous Data: W\_ERR\_DATA

Width	Access	Reset	Description	
32	R	0x00000000	When Error Reporting is enabled and an error is	
			signaled, this register stores data of the transaction on	
			the PCI bus that caused an error.	

#### Table 4-27: WISHBONE Erroneous Data register

## 4.1.3.2 PCI Target Unit Error Reporting Registers

PCI Error Control and Status register: P\_ERR\_CS

Width	Access	Reset	Description
32	RW	0x00000000	Part of this register is used for controlling the Error
			Reporting mechanism, another part for reporting
			statuses and additional information about an error that
			occurred during the completion of a Posted Write
			cycle on the WISHBONE bus.

## Table 4-28: PCI Error Control and Status register

## Register layout:

31		28	27			24
	BE			B	2	
23						16
		0x	00			
15		12	11	10	9	8
	0x0		0	RTY_EXP	ES	ERR_SIG
7		4	3	2	1	0
	0x0		0	0	0	ERR_EN

## Figure 4-13: PCI Error Control and Status register layout

Bit descriptions:

Bit #	Name	Description
31 - 28	Byte Enables	This field value reports the state of byte enable signals SEL O(3:0) used in the Posted Write cycle that

Bit #	Name	Description
		terminated with an error on the WB bus.
27-24	Bus Command	This field value reports a bus command from the PCI bus used for a Posted Write cycle that terminated with an error on the WB bus.
16 – 11	N/A	Not used
10	Retry Counter Expired	This bit reports that a Posted Write cycle has been retried <i>MAX_RETRY</i> times or there was no response on the WISHBONE bus for <i>MAX_RETRY</i> times (internal retry is generated if WISHBONE slave doesn't respond for 8 cycles).
9	Error Source	The ES bit indicates that the WISHBONE Master Module of the PCI Target Unit stopped (terminated) the write transaction. The WISHBONE slave signaled too many <b>Retry</b> terminations. In this case the RTY_EXP bit is also set. A cleared ES bit indicates that the WISHBONE Master Module of the PCI Target Unit was not able to continue the write transaction because of WISHBONE slave: If the RTY_EXP bit is cleared, then the WISHBONE slave signaled <b>Error</b> termination; If the RTY_EXP bit is set, then the WISHBONE slave didn't response on the initiated transaction.
8	Error Signaled	If set, this bit indicates that an error has been reported. The bit is cleared by writing 1 to its location.
7-1	N/A	Not used
0	Error Enable	Setting this bit enables the Error Reporting mechanism. Clearing this bit means that Error Reporting will not be performed – the transaction that caused an error is discarded, other transactions continue normally.

### Table 4-29: PCI Error Control and Status register Bit Descriptions

## PCI Erroneous Address Register: P \_ERR\_ADDR

Width	Access	Reset	Description
32	R	0x0000000	When Error Reporting is enabled and an error is
			signaled, this register stores the address of the
			transaction on the WISHBONE bus that caused an
			error.

#### Table 4-30: PCI Erroneous Address register

## PCI Erroneous Data: P\_ERR\_DATA

Width	Access	Reset	Description
32	R	0x00000000	When Error Reporting is enabled and an error is signaled, this register stores data of the transaction on the WISHBONE bus that caused an error.

Table 4-31: PCI Erroneous Data Register

## 4.1.3.3 Configuration Cycle Generation Registers

Two registers are provided for generating configuration cycles on the PCI bus. The WISHBONE master initiates a configuration cycle in two steps:

- 1. It writes the appropriate value in the CNF\_ADDR register and
- 2. Reads cycles from or writes cycles to the CNF\_DATA register to generate a Configuration Read or Write cycle respectively.

Configuration address: CNF\_ADDR

Width	Access	Reset	Description
32	RW	0x00000000	This register stores all information needed to drive address lines during the Address phase of a configuration cycle (e.g. it is used within a host PCI device).

#### Table 4-32: Configuration Address register

## Register layout:

31				24
	Reserved			
23				16
	BUS NUMBER			
15	11	10		8
	DEVICE		FUNCTION	[
7		2	1	0
	OFFSET		0	TYPE

#### Figure 4-14: Configuration Address register layout

## Bit descriptions:

Bit #	Name	Description
31 – 24	N/A	A value in this field is ignored for any kind and type of
		configuration cycle.
23 – 16	Bus number	This field holds a bus number on which a target of the
		configuration space access resides. It is only used in
		Type 1 configuration cycles (TYPE bit = $1$ ).
15 - 11	Device number	The value in this field represents a device number. This
		field is driven directly to AD(15:11) lines during the
		Address phase for Type1 (TYPE = 1) configuration
		cycle and is decoded for Type0 configuration cycles
		(See Table XY for Device number decoding).
10 - 8	Function number	The value in this field is a function number for
		multifunctional devices.
7 –2	Register number	This field holds the register offset for a device addressed
		with configuration cycle.
1	N/A	Not used—always 0
0	Туре	Type of configuration cycle
		(0 - Type 0, 1 - Type 1)

#### Table 4-33: Configuration Address register bit descriptions

A Read cycle from or a Write cycle to this register will perform a configuration cycle on the PCI bus using information written to the CNF\_ADDR register.

Configuration data: CNF\_DATA

Width	Access	Reset	Description
32	RW	0x00000000	This register stores Read or Write data for
			configuration cycles.

Table 4-34: Configuration Data Register

## 4.1.3.4 Interrupt Acknowledge Cycle Generation Register

A Read cycle from the INT\_ACK register generates an interrupt acknowledge cycle on the PCI bus.

Width	Access	Reset	Description
32	R	0x0000000	This register stores interrupt vector data returned
			during an Interrupt Acknowledge cycle.

 Table 4-35: Interrupt Acknowledge Register

# 4.1.4 Interrupt Control & Status Registers

Interrupt Control register: ICR

Width	Access	Reset	Description
32	RW	0x0000000	This register is used to enable/disable the generation
			of interrupt requests from various sources.

 Table 4-36: Interrupt Control register

Register layout:




Figure 4-15: Interrupt Control register layout

Bit descriptions:

Bit #	Name	Description
0	Interrupt	For Guest bridge implementation this bit indicates that
	Propagation	INT_I line assertion on the WISHBONE bus will
	Enable	generate an interrupt request on the PCI bus through an assertion of the INTA# pin.
		For Host bridge implementation this bit indicates that
		an assertion of the INTA# pin on the PCI bus will
		generate an interrupt request on the WISHBONE bus
		through an assertion of the INT_O pin.
1	WISHBONE	If set, this bit enables interrupt request generation when
	Error Interrupt	an error is signaled during the execution of Posted Write
	Enable	cycles through the WISHBONE slave unit. A cleared bit
		disables these interrupts but does not disable Error
		Reporting.
2	PCI Error	If set, this bit enables interrupt request generation when
	Interrupt Enable	an error is signaled during the execution of Posted Write

Bit #	Name	Description
		cycles through the PCI target unit. A cleared bit disables
		these interrupts but does not disable Error Reporting.
3	Parity Error	This bit enables/disables the generation of interrupt
	Interrupt enable	requests when a parity error is detected by the PCI
		master module.
		This interrupt is meaningful on Host Bridge
		Implementation only.*
4	System Error	This bit enables/disables the generation of interrupt
	Interrupt Enable	requests when a system error (address parity error) is
		detected by the PCI master module.
		This interrupt is decisive on Host Bridge
		Implementation only.*
31	Software Reset	Setting this bit causes software initiated reset. Host
		bridge implementation uses this bit to reset the PCI bus,
		Guest implementation uses it to reset the WISHBONE
		bus.

\* Interrupt triggering upon PERR# and SERR# detection for Guest Implementation has no meaning because Guest Implementation triggers interrupts on the PCI bus. An agent that is responsible for routing interrupts to a host processor may trigger an interrupt when one of these errors is detected.

#### Table 4-37: Interrupt Control Register bit descriptions

Interrupt Status Register: ISR

Width	Access	Reset	Description
32	RW	0x00000000	This register is used to enable/disable the generation
			of interrupt requests from various sources.

#### Table 4-38: Interrupt Status register

Register layout:

31							24
			02	x00			
23							16
	0x00						
15	8						8
	0x00						
7		5	4	3	2	1	0
	0x0		SERR_INT	PERR_INT	PCI_EINT	WB_EINT	INT

### Figure 4-16: Interrupt Status register layout

Bit descriptions:

Bit #	Name	Description
0	Interrupt	For Guest bridge implementation this bit indicates that an INT_I input on the WISHBONE bus has been asserted and propagated to the INTA# pin on the PCI bus. This is to say that some device on the WISHBONE bus generated an interrupt request to the host processor. For Host Bridge Implementation this bit indicates that the INTA# pin on the PCI bus has been asserted and propagated to the INT_O pin on the WISHBONE bus. This means that some device residing on the PCI bus generated an interrupt request to the host processor.
1	WISHBONE Error Interrupt	If set, this bit indicates an interrupt request from the Error Reporting mechanism, which detected an error during the execution of a Posted Write cycle through the WISHBONE slave unit.
2	PCI Error Interrupt	If set, this bit indicates an interrupt request from the Error Reporting mechanism, which detected an error during the execution of a Posted Write cycle through the PCI target unit.
3	Parity Error Interrupt	This bit indicates that an interrupt request has been generated due to a Parity Error on the PCI bus. This interrupt has meaning only on Host Bridge Implementation.*
4	System Error Interrupt Enable	This bit indicates that an interrupt request has been generated due to System Error (Address Parity) on the PCI bus. This interrupt has meaning only on Host Bridge Implementation.*

\* Interrupt triggering upon PERR# and SERR# detection for Guest Implementation has no meaning because Guest Implementation triggers interrupts on the PCI bus. In Guest Implementation, these two bits will never be set.

#### Table 4-39: Interrupt Status register bit descriptions

# 5 IO Ports

# **5.1 PCI Interface**

The PCI interface contains both required and optional pins. All of them are organized in functional groups. Required pins must be implemented but there is also a description of implemented optional pins (needed for requested features).

## 5.1.1 Required PCI Interface Pins

Port	Width	Direction	Description
AD	32	I/O	Multiplexed address and data bus (little endian)
C/BE#	4	I/O	Multiplexed command and byte enable bus (This bus indicates a PCI command during address phases and Byte Enables during data phases.)
PAR	1	I/O	Parity bit

Table 5-1	PCI	address	and	data	pins	
-----------	-----	---------	-----	------	------	--

Port	Width	Direction	Description
FRAME#	1	I/O	Start and end of a transaction
IRDY#	1	I/O	Initiator ready (The assertion of this signal indicates that the initiator is ready to send or receive data.)
DEVSEL#	1	I/O	Device selected (When a target recognizes its address on the bus it asserts this signal to claim the transaction.)

Port	Width	Direction	Description
TRDY#	1	I/O	Target ready (The assertion of this signal indicates
			that the target is ready to send or receive data.)
STOP#	1	I/O	Stop (This pin is used by a target to signal various
			terminating conditions.)
IDSEL	1	Ι	Individual device select (This signal is used for
			configuration and requests a unique IDSEL line
			per agent.)

#### Table 5-2: PCI interface control pins

Port	Width	Direction	Description
PERR#	1	I/O	Parity error
SERR#	1	I/O	System error

#### Table 5-3: PCI error reporting pins

Port	Width	Direction	Description
REQ#	1	0	Asserted by initiator to request bus ownership
GNT#	1	Ι	Asserted by Arbiter to grant bus ownership

Table 5-4: PCI arbitration pins (INITIATOR only)

Port	Width	Direction	Description
CLK	1	Ι	PCI input clock (Signals are sampled on the rising
			edge of the clock.)
RST#	1	I/O	Asynchronous reset (The PCI device must tri-state
			all signals during reset.)

Table 5-5: PCI system pins

# 5.1.2 Implemented Optional PCI Interface Pins

Port	Width	Direction	Description
INTA#	1	0	Asserted by initiator to request an interrupt.

Table 5-6: PCI interrupt pin

Port	Width	Direction	Description
M66EN	1	Ι	Mode 66 MHz Enable (This signal indicates to a device whether the bus segment is operating at 66 or 33 MHz.)
CLKRUN #	1	I/O/Z	Clock running (This is the central resource request permission to stop or slow down <b>CLK</b> . The central resource must provide the pull-up for <b>CLKRUN</b> #.).
PME#	1	0	Power Management Event (This signal can be used by a device to request a change in the device or system power state. The assertion and deassertion of <b>PME#</b> is asynchronous to <b>CL</b> K.)

 Table 5-7: PCI interface control pins

# **5.2 WISHBONE Interface**

The SoC interface is a WISHBONE Rev. B compliant interface. The WISHBONE slave unit of the PCI IP core is connected to the WISHBONE bus as a slave while the PCI target unit connects to the WISHBONE bus as a master.

Port	Width	Direction	Description
ADDR_O	32	0	Address output
MDATA_I	32	Ι	Data input
MDATA_O	32	0	Data output
SEL_O	4	0	WE_O asserted indicates valid bytes on the
			MDATA_O bus
			WE_O deasserted indicates which bytes must be
			supplied by slave on MDATA_I bus
WE_O	1	0	Write enable indicates a Write cycle when asserted
			high and a Read cycle when low
CYC_O	1	0	Encapsulates a valid transfer cycle
STB_O	1	0	Indicates a valid transfer to the slave
ACK_I	1	Ι	Acknowledgment input slave signals a normal
			cycle termination
ERR_I	1	Ι	Slave signals abnormal cycle termination
RTY_I	1	Ι	Slave signals that the interface is not ready and

Port	Width	Direction	Description
			that the master should retry the operation
CAB_O	1	0	Indicates to the slave that consecutive address block transfer is in progress

Port	Width	Direction	Description
ADDR_I	32	Ι	Address input
SDATA_I	32	Ι	Data input
SDATA_	32	0	Data output
0			
SEL_I	4	Ι	WE_O asserted indicates valid bytes on
			MDATA_I bus
			WE_O deasserted indicates which bytes must be
			supplied on MDATA_O bus.
WE_I	1	Ι	Write enable – indicates a Write cycle when
			asserted high and a Read cycle when asserted low
CYC_I	1	Ι	Encapsulates a valid transfer cycle
STB_I	1	Ι	Indicates a valid transfer to the slave
ACK_O	1	0	Acknowledgment output – slave signals a normal
			cycle termination
ERR_O	1	0	Slave signals abnormal cycle termination
RTY_O	1	0	Slave signals that the interface is not ready and
			that the master should retry the operation
CAB_I	1	Ι	Master signals consecutive address block
			transfer; is in progress when 1

#### Table 5-8: PCI target unit's WISHBONE interface (master)

 Table 5-9: WISHBONE slave unit's WISHBONE interface (slave)

Port	Width	Direction	Description
CLK_I	1	Ι	Clock input (application side clock)
RST_I	1	Ι	Reset input (application side reset)
RST_O	1	0	Used for propagating RST# from PCI bus to application side of the bridge; also used for initiating software reset
INTA_O(*)	1	0	Interrupt output
INTA_I(*)	1	Ι	Interrupt input

(\*) These two signals will never be used at the same time. Guest Implementation of the core will signal interrupts to the PCI bus, so only INTA\_I is used. Host Bridge Implementation will signal interrupts to the WISHBONE bus, so INTA\_O is used.


#### Table 5-10: WISHBONE common control and system I/Os

# 6

# Waveforms

# 6.1 Wishbone Slave Unit

This section describes basic waveforms of various accesses to the core's configuration space and mapped PCI address space. Waveforms supplied have only informational purpose at this time.



# 6.1.1 WISHBONE Configuration Accesses

#### Figure 6-1: WISHBONE configuration Read cycle




Figure 6-2: WISHBONE configuration Write cycle





Figure 6-3: WISHBONE configuration RMW cycle

Wishbone masters will most commonly use Single Read cycles for accessing the core's configuration space as shown in Figure 6-1. A Write cycle to the core's register space by the WISHBONE master is shown in Figure 6-2. Writes to unimplemented configuration space have no effect while Read cycles return all 0s. RMW cycles to the core's configuration space are also accepted, as shown in Figure 6-3, and are most commonly used for interrupt handling since a RMW cycle is defined as atomic (indivisible) operation in the *WISHBONE Bus Specification*.



## 6.1.2 WISHBONE to PCI Accesses

Figure 6-4: WISHBONE access to PCI address space

Figure 6-4 shows how the WISHBONE master perceives cycles intended for PCI address space traveling through the WISHBONE slave unit of the core. The first cycle in the figure initiated by the WISHBONE master is a Block Write cycle. The WISHBONE slave module accepts Write cycles until WBW\_FIFO is full. Subsequent Write cycles in this block cycle are terminated with Retry (RTY\_O asserted on ADDRn, DATAn, SELn transfer). The second cycle in the figure is a Read cycle. Read cycles from PCI address space are retried immediately (RTY\_O asserted on first ADDR\_Del, SEL\_Del transfer). Address, byte enable, and CAB\_I information is latched by the WISHBONE slave unit on the first rising edge of CLK\_I where STB\_I is asserted. The third cycle is a Write cycle to the PCI address space and is retried, too. In this case, the WISHBONE slave unit signals a Retry if one of the following possibilities occurs:

- WBW\_FIFO is still full from previous transfers.
- A delayed Read cycle latched in a previous transfer has not completed on the PCI bus yet.
- A Delayed Read completion is present in the PCI target unit and has been completed on the PCI bus yet.

In the 4<sup>th</sup> cycle, the WISHBONE master retries a Read request initiated and latched by the WISHBONE slave module in the 2<sup>nd</sup> cycle. Since the PCI master module has already performed a Read cycle on the PCI bus and stored data in WBR\_FIFO, the WISHBONE slave module takes data from the FIFO and delivers it on the WISHBONE bus. The WISHBONE slave module can supply data for the master as long as WBR\_FIFO contains any data and Read addresses are serial and DWORD aligned.

# 6.1.3 PCI Cycles

The WISHBONE slave unit incorporates a PCI master module that is capable of initiating various types of PCI address space accesses.




Figure 6-5: PCI Single Read cycle

Figure 6-5 shows a Single Read cycle on the PCI bus performed by the PCI master module. On the first clock edge, the PCI master module samples its GNT# signal asserted and claims the bus cycle by asserting FRAME# on the next rising edge of the clock. The 2<sup>nd</sup> clock cycle is also an address phase, so address and bus command information is provided on ADDR and C/BE# lines respectively. At the end of an address phase, the master module de-asserts FRAME# and asserts IRDY#, indicating its wish to perform a single data phase only. A device with medium decoding has been assumed for a diagram, so nothing happens on the 3<sup>rd</sup> rising edge of clock. On the 4<sup>th</sup> clock, the target device claims access by asserting DEVSEL#. This clock cycle is used as Turnaround cycle (target starting to drive AD lines) inserted by delaying assertion of TRDY#. On the 5<sup>th</sup> clock, actual data transfer occurs, indicated by TRDY# and IRDY# being asserted at the same time. Immediately afterwards, the master module de-asserts IRDY#, indicating the end of transfer.




Figure 6-6: PCI Single Write

Figure 6-6 shows a Single Write cycle on the PCI bus performed by the PCI master module. On the first clock edge, the PCI master module samples its GNT# signal asserted and claims the bus cycle by asserting FRAME# on the next rising edge of the clock. The 2<sup>nd</sup> clock cycle is also an address phase, thus address and bus command information is provided on ADDR and C/BE# lines respectively. At the end of an address phase, the master module de-asserts FRAME# and asserts IRDY#, indicating its wish to perform a single data phase only. By asserting IRDY#, Write data and byte enables must be driven on AD and C/BE# lines respectively. A device with medium decoding has been assumed for a diagram, so nothing happens on the 3<sup>rd</sup> rising edge of the clock. On the 4<sup>th</sup> clock, the target device claims access by asserting DEVSEL#. On this clock, actual data transfer occurs also, indicated by TRDY# and IRDY# being asserted at the same time. Immediately afterwards, the master module de-asserts IRDY#, indicating the end of transfer.




Figure 6-7: PCI Burst Read Cycle

Figure 6-7 shows how the PCI master module performs Burst Read transactions. The mechanism for claiming the bus is the same as in previous diagrams. The main difference

http://www.opencores.org

lies with the fact that FRAME# stays asserted till the last data transfer. A medium decode target device is assumed for the diagram that inserts a Turnaround cycle on clock 4. The target also inserts one WS after each data phase. Byte enables do not change during bursts. They are always 0000. The last data phase is phase 3, which is indicated by FRAME# de-asserted and IRDY# asserted at the same clock edge. Immediately after the master module latched data from the bus (clock edge when TRDY# is asserted), it de-asserts IRDY# to indicate an end of the transfer.




Figure 6-8: PCI Burst Write

Figure 6-8 shows PCI Burst Write cycles performed by the PCI master module. The mechanism for claiming the bus is the same as in the previous diagrams. FRAME# stays asserted till the last data transfer. A medium decode target device is assumed for a diagram that claims access and latches the first data beat on clock 4. The target also inserts one WS after each data phase. The last data phase is phase 3, which is indicated by FRAME# de-asserted and IRDY# asserted at the same clock edge. Immediately after the target latched data from the bus (clock edge when TRDY# is asserted), the master module de-asserts IRDY# to indicate an end of the transfer.

### 6.1.4 PCI Terminations

#### 6.1.4.1 Master Initiated Terminations




Figure 6-9: Master Abort termination

The PCI master module terminates the transaction with Master Abort, as shown in Figure 6-9. What happens? The master initiates a transaction with the address phase and waits for the target to respond by asserting DEVSEL#. The master is only required to wait for the assertion of DEVSEL# for 4 clocks. If DEVSEL# will not have been asserted by the 4<sup>th</sup> clock (subtractive decode devices), the master de-asserts FRAME# and must hold IRDY# asserted for an additional clock cycle indicating the end of the transaction.

If Error Reporting is enabled and the transaction is a Posted Write cycle, then address, bus command, data, and byte enables are stored in corresponding registers (see chapter 0) and the WISHBONE slave unit locks out all, but the configuration space accesses until the proper error status bit will be cleared. The current transaction is discarded (pulled out of WBW\_FIFO) while any other Posted Write cycles are not influenced by Error.

If the transaction is a Read cycle, the termination is signaled to the WISHBONE master with an error on the WISHBONE bus when it retries a Read request.





Figure 6-10: Timeout termination

The Timeout termination is specified in the *PCI Local Bus Specification*. It must be implemented in the PCI master module. Timeout termination is not an abnormal termination; it is simply a means of assuring other masters access to the PCI bus within a reasonable span of time. The master is supposed to complete the transaction by the time the latency timer expires and its GNT# has been removed by the PCI arbiter. In other words, when the master latency timer expires, the PCI master module must sample its GNT# on every rising edge of clock. If it samples it in de-asserted mode, it must complete the transaction as soon as possible. As shown in Figure 6-10, the latency timer of the master is assumed to expire and its grant to be removed by data phase N-1. The master module samples GNT# de-asserted, thus it completes an access on the next clock cycle by de-asserting FRAME#.

Timeout terminations are not signaled to the WISHBONE bus since the PCI master module can resume transaction the next time it gains bus mastership.

Timeout detection is implemented with a counter and the Master Latency Timer register in the PCI configuration space. The counter is enabled when the PCI master module asserts FRAME# and is cleared and suspended as soon as FRAME# is de-asserted.



#### 6.1.4.2 Target Terminations Handled by PCI Master Module

Figure 6-11: Target Abort

A target signals **Target Abort** to the master when it is and will be unable to complete the access initiated by the master. In this case, the master should not attempt to retry accesses terminated with **Target Abort**.

Posted Write cycles terminated with **Target Abort** are discarded. If Error Reporting is enabled, the WISHBONE slave unit reports an error and locks out any non-configuration space accesses until the corresponding error status bit is cleared.

The **Target Abort** termination during Read cycles is signaled to the WISHBONE master when retrying the request. Access to the address that resulted in **Target Abort** is terminated with an error on the WISHBONE bus. If the WISHBONE master never accesses the address that resulted in **Target Abort**, termination will not be signaled in any way (**Target Abort** can be signaled because the PCI master module reads over address space boundaries of a specific target during a pre-fetched Read cycle in order that the WISHBONE master will never perform a Read cycle to that address).




Figure 6-12: Target Retry

A target signals a Retry to the master when it is not ready to process the request. No data is transferred during Retry. Nevertheless, the PCI master must still terminate normally by de-asserting FRAME# and keeping IRDY# asserted for one PCI clock cycle to indicate the last data phase. The master must relinquish the PCI bus for at least two cycles after it received a **Target Retry** by de-asserting its REQ# line. It must also retry the same request at a later time.

**Target Retry** is not signaled on the WISHBONE bus. The PCI master module retries the transaction transparently on the PCI bus.




Figure 6-13: Target Disconnect without data





Figure 6-14: Target Disconnect with data

A target signals **Target Disconnect** to the master when it is not capable of receiving or supplying any more data from/to the master. Data must be transferred with (**Disconnect with Data**) or before (**Disconnect without Data**) the target signals **Target Disconnect**. The master must terminate the transaction normally by de-asserting FRAME# and keeping IRDY# asserted for one clock cycle. If the target signals **Target Disconnect** with data on the last data phase (FRAME# de-asserted, IRDY#, TRDY#, and STOP# asserted), the termination is treated as a normal master termination. (e.g. STOP# is a Logical Don't Care for a master when FRAME# is de-asserted and IRDY# and TRDY# are asserted).

**Target Disconnect** is not an abnormal termination and will not be signaled to the WISHBONE master in any way.


# 6.2 PCI Target Unit

This section describes basic waveforms of various accesses to core configuration space and mapped WISHBONE address space. Waveforms supplied have only informational value at this time.



### 6.1.2 PCI Configuration Accesses

Figure 6-15: PCI Configuration Read cycle



#### Figure 6-16: PCI Configuration Write cycle

PCI initiators will most commonly use Single Read cycles for accessing the core configuration space as shown in Figure 6-15. A Write cycle to the register space of the core by the PCI initiator is shown in Figure 6-16. Write cycles to unimplemented configuration space have no effect, while Read cycles return all 0s.

## 6.2.2 PCI to WISHBONE Accesses With WISHBONE Cycles

The following figures show how the PCI initiator sees cycles intended for the WISHBONE address space, traveling through the PCI target unit of the core. The first cycle in Figure 6-17, started by the PCI initiator, is a Delayed Read command. The PCI target module accepts the Read command. Subsequent Reads in this cycle are terminated with Retry. The next figure shows the previous transaction transferred to the WISHBONE bus. The second cycle in the first figure is a Read from the PCI master.

For reference: There are also burst accesses from the PCI through the PCI target module (Read and Write) on Figure 6-19 and Figure 6-20. Last follows a diagram of a Write transfer on the WISHBONE bus initiated by the PCI initiator.




Figure 6-17: PCI Target Read cycle




Figure 6-18: PCI to WISHBONE Read cycle






Figure 6-19: PCI Initiator to Target Burst Read cycle









Figure 6-21: WISHBONE Write transfer caused by PCI to WISHBONE Write cycle

### 6.2.3 WISHBONE Terminations

Terminations on the WISHBONE bus are always performed by WISHBONE slaves. Chapters 3.3.3 PCI to WISHBONE Write Cycles and 3.3.3.4 PCI to WISHBONE Read Cycles describe the causes of Retry or Error on the WISHBONE bus.








Figure 6-23: Error on WISHBONE bus caused by PCI to WISHBONE transfer

# Appendix A

# **Core HW Configuration**

This section describes parameters that are set by the user of the core and define its configuration. Parameters must be set by the user before actually using the core in simulation or synthesis.

This chapter will be edited through the development phase.

# A.1 HW Configuration Parameters

Configuration parameters are grouped into one file, which can be edited by system the designer, depending on the needs of the application.

- HOST/GUEST implementation system designer can choose between those two implementations depending on application specific design considerations.
- Number of implemented images variable number of images can be implemented for either PCI Target Unit or WISHBONE Slave Unit.
- FIFO depths each FIFO has its own defined size.
- Number of decoded address lines parameter useful in FPGA implementations of the core.
- Address translation implementation system designer can turn address translation logic on or off.
- Various constants of the core Vendor ID, Device ID, 33Mhz or 66MHz PCI clock etc.

# Index

This section contains an alphabetical list of helpful document entries with their corresponding page numbers.