SECTION 15 IEEE 1149.1 TEST ACCESS PORT (JTAG)

The MCF5206 includes dedicated user-accessible test logic that is fully compliant with the IEEE standard 1149.1 Standard Test Access Port and Boundary Scan Architecture. Use the following description in conjunction with the supporting IEEE document listed above. This section includes the description of those chip-specific items that the IEEE standard requires as well as those items specific to the MCF5206 implementation.

The MCF5206 JTAG test architecture implementation currently supports circuit board test strategies that are based on the IEEE standard. This architecture provides access to all of the data and chip control pins from the board edge connector through the standard four-pin test access port (TAP) and the active-low JTAG reset pin, TRST. The test logic itself uses a static design and is wholly independent of the system logic, except where the JTAG is subordinate to other complimentary test modes (see the **Debug Support** section for more information). When in subordinate mode, the JTAG test logic is placed in reset and the TAP pins can be used for other purposes in accordance with the rules and restrictions set forth using a JTAG compliance-enable pin.

The MCF5206 JTAG implementation can:

- Perform boundary-scan operations to test circuit board electrical continuity
- Bypass the MCF5206 device by reducing the shift register path to a single cell
- Sample the MCF5206 system pins during operation and transparently shift out the result
- Set the MCF5206 output drive pins to fixed logic values while reducing the shift register path to a single cell
- Protect the MCF5206 system output and input pins from backdriving and random toggling (such as during in-circuit testing) by placing all system signal pins to highimpedance state

NOTE

The IEEE Standard 1149.1 test logic cannot be considered completely benign to those planning not to use JTAG capability. You must observe certain precautions to ensure that this logic does not interfere with system or debug operation. Refer to Section 15.6 Disabling the IEEE 1149.1 Standard Operation.

15.1 OVERVIEW

Figure 15-1 is a block diagram of the MCF5206 implementation of the 1149.1 IEEE Standard. The test logic includes several test data registers, an instruction register, instruction register control decode, and a 16-state dedicated TAP controller.




Figure 15-1. JTAG Test Logic Block Diagram

15.2 JTAG PIN DESCRIPTIONS

The MCF5206 JTAG pin is defined to be a compliance-enable input per Section 3.8 of the IEEE Standard 1149.1a-1993 entitled "Subordination of this Standard within a Higher Level Test Strategy." When JTAG is a logic 0, the MCF5206 is in JTAG mode; when JTAG is a logic 1, the MCF5206 is in debug mode.

When the compliance-enable state is set for JTAG mode, the pin descriptions in Table 15-1 apply.

Table 15-1. JTAG Pin Descriptions

| PIN | DESCRIPTION |
|------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| TCK | A test clock input that synchronizes test logic operations |
| TMS | A test mode select input with a default internal pullup resistor that is sampled on the rising edge of TCK to sequence the TAP controller |
| TDI | A serial test data input with a default internal pullup resistor that is sampled on the rising edge of TCK |
| TDO | A three-state test data output that is actively driven only in the Shift-IR and Shift-DR controller states and only updates on the falling edge of TCK |
| TRST | An active-low asynchronous reset with a default internal pullup resistor that forces the TAP controller into the test-logic-reset state. |

15.3 JTAG REGISTER DESCRIPTIONS

15.3.1 JTAG Instruction Shift Register

The MCF5206 IEEE 1149.1 Standard implementation uses a 3-bit instruction-shift register without parity. This register transfers its value to a parallel hold register and applies one of six possible instructions on the falling edge of TCK when the TAP state machine is in the update-IR state. To load the instructions into the shift portion of the register, place the serial data on the TDI pin prior to each rising edge of TCK. The MSB of the instruction shift register is the bit closest to the TDI pin and the LSB is the bit closest to the TDO pin.

Table 15-2 lists the public customer-usable instructions that are supported along with their encoding.

IR[2:0] INSTRUCTION SUMMARY INSTRUCTION ABBR **CLASS EXTEST** EXT Required 000 Select BS register while applying fixed values to output pins and asserting functional reset Selects IDCODE register for shift **IDCODE** IDC Optional 001 Selects BS register for shift, sample, and preload without disturbing functional operation SAMPLE/ SMP Required 100 **PRELOAD** HIGHZ HIZ Optional 101 Selects the bypass register while three-stating all output pins and asserting functional reset CLAMP CMP Optional 110 Selects bypass while applying fixed values to output pins and asserting **BYPASS** BYP Required 111 Selects the bypass register for data operations

Table 15-2. JTAG Instructions

The IEEE 1149.1 Standard requires the EXTEST, SAMPLE/PRELOAD, and BYPASS instructions. IDCODE, CLAMP and HIGHZ are optional standard instructions that the MCF5206 implementation supports and are described in the 1149.1.

15.3.1.1 EXTEST INSTRUCTION. The external test instruction (EXTEST) selects the boundary-scan register. The EXTEST instruction forces all output pins and bidirectional pins configured as outputs to the preloaded fixed values (with the SAMPLE/PRELOAD instruction) and held in the boundary-scan update registers. The EXTEST instruction can

also configure the direction of bidirectional pins and establish high-impedance states on some pins. The EXTEST instruction becomes active on the falling edge of TCK in the update-IR state when the data held in the instruction-shift register is equivalent to octal 0.

15.3.1.2 IDCODE. The IDCODE instruction selects the 32-bit IDcode register for connection as a shift path between the TDI pin and the TDO pin. This instruction lets you interrogate the MCF5206 to determine its version number and other part identification data. The IDcode register has been implemented in accordance with IEEE 1149.1 so that the least significant bit of the shift register stage is set to logic 1 on the rising edge of TCK following entry into the capture-DR state. Therefore, the first bit to be shifted out after selecting the IDcode register is always a logic 1. The remaining 31-bits are also set to fixed values (see 15.3.2 IDcode Register) on the rising edge of TCK following entry into the capture-DR state.

The IDCODE instruction is the default value placed in the instruction register when a JTAG reset is accomplished by either asserting TRST or holding TMS high while clocking TCK through at least five rising edges and the falling edge after the fifth rising edge. A JTAG reset will cause the TAP state machine to enter the test-logic-reset state (normal operation of the TAP state machine into the test-logic-reset state will also result in placing the default value of octal 1 into the instruction register). The shift register portion of the instruction register is loaded with the default value of octal 1 when in the Capture-IR state and a rising edge of TCK occurs.

15.3.1.3 SAMPLE/PRELOAD INSTRUCTION. The SAMPLE/PRELOAD instruction provides two separate functions. First, it obtains a sample of the system data and control signals present at the MCF5206 input pins and just prior to the boundary scan cell at the output pins. This sampling occurs on the rising edge of TCK in the capture-DR state when an instruction encoding of octal 4 is resident in the instruction register. You can observe this sampled data by shifting it through the boundary-scan register to the output TDO by using the shift-DR state. Both the data capture and the shift operation are transparent to system operation. You are responsible for providing some form of external synchronization to achieve meaningful results because there is no internal synchronization between TCK and the system clock, CLK.

The second function of the SAMPLE/PRELOAD instruction is to initialize the boundary scan register update cells before selecting EXTEST or CLAMP. This is achieved by ignoring the data being shifted out of the TDO pin while shifting in initialization data. The update-DR state in conjunction with the falling edge of TCK can then transfer this data to the update cells. This data will be applied to the external output pins when one of the instructions listed above is applied.

15.3.1.4 HIGHZ INSTRUCTION. The HIGHZ instruction anticipates the need to backdrive the output pins and protect the input pins from random toggling during circuit board testing. The HIGHZ instruction selects the bypass register, forcing all output and bidirectional pins to the high-impedance state.

The HIGHZ instruction goes active on the falling edge of TCK in the update-IR state when the data held in the instruction shift register is equivalent to octal 5.

15.3.1.5 CLAMP INSTRUCTION. The CLAMP instruction selects the bypass register and asserts functional reset while simultaneously forcing all output pins and bidirectional pins configured as outputs to the fixed values that are preloaded and held in the boundary-scan update registers. This instruction enhances test efficiency by reducing the overall shift path to a single bit (the bypass register) while conducting an EXTEST type of instruction through the boundary-scan register. The CLAMP instruction becomes active on the falling edge of TCK in the update-IR state when the data held in the instruction-shift register is equivalent to octal 6.

15.3.1.6 BYPASS INSTRUCTION. The BYPASS instruction selects the single-bit bypass register, creating a single-bit shift register path from the TDI pin to the bypass register to the TDO pin. This instruction enhances test efficiency by reducing the overall shift path when a device other than the MCF5206 processor becomes the device under test on a board design with multiple chips on the overall 1149.1 defined boundary-scan chain. The bypass register has been implemented in accordance with 1149.1 so that the shift register stage is set to logic zero on the rising edge of TCK following entry into the capture-DR state. Therefore, the first bit to be shifted out after selecting the bypass register is always a logic zero (to differentiate a part that supports an IDCODE register from a part that supports only the bypass register). The BYPASS instruction goes active on the falling edge of TCK in the update-IR state when the data held in the instruction shift register is equivalent to octal 7.

15.3.2 IDcode Register

An IEEE 1149.1 compliant JTAG identification register has been included on the MCF5206. The MCF5206 JTAG instruction encoded as octal 1 provides for reading the JTAG IDcode register. The format of this register is defined below.

| ID cod | ID code Register | | | | | | | | | | | | | | |
|--------|------------------|------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | VERSIO | N NO | | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |

Bits 31-28 Version Number Indicates the revision number of the MCF5206.

Bits 27-22 Design Center Indicates the ColdFire design center.

Bits 21-12 Device Number Indicates an MCF5206.

Bits 11-1 JEDEC ID

Indicates the reduced JEDEC ID for Motorola (JEDEC refers to the Joint Electron Device Engineering Council. Refer to JEDEC publication 106-A and chapter 11 of the IEEE 1149.1 Standard for further information on this field).

Bit 0

Differentiates this register as the JTAG IDcode register (as opposed to the bypass register) according to the IEEE 1149.1 Standard.

15.3.3 JTAG BOUNDARY-SCAN REGISTER

The MCF5206 model includes an IEEE 1149.1-compliant boundary-scan register. The boundary-scan register is connected between TDI and TDO when the EXTEST or SAMPLE/PRELOAD instructions are selected. This register captures signal pin data on the input pins, forces fixed values on the output signal pins, and selects the direction and drive characteristics (a logic value or high impedance) of the bidirectional and three-state signal pins.

Table 15-3. Boundary-Scan Bit Definitions

| BIT | CELL TYPE | PIN/CELL NAME | PIN TYPE |
|-----|-----------|----------------------------------------------------|----------|
| 0 | I.Pin | A[26]/CS[6]/WE[1] | I/O |
| 1 | O.Pin | A[26]/CS[6]/WE[1] | I/O |
| 2 | IO.Ctl | A[26]/CS[6]/WE[1] enable | - |
| 3 | I.Pin | A[25]/ CS [5]/ WE [2] | I/O |
| 4 | O.Pin | A[25]/ CS [5]/ WE [2] | I/O |
| 5 | IO.Ctl | A[25]/ CS [5]/ WE [2] enable | - |
| 6 | I.Pin | A[24]/ CS [4]/ WE [3] | I/O |
| 7 | O.Pin | A[24]/ CS [4]/ WE [3] | I/O |
| 8 | IO.Ctl | A[24]/CS[4]/WE[3] enable | - |
| 9 | I.Pin | A[23] | I/O |
| 10 | O.Pin | A[23] | I/O |
| 11 | I.Pin | A[22] | I/O |
| 12 | O.Pin | A[22] | I/O |
| 13 | I.Pin | A[21] | I/O |
| 14 | O.Pin | A[21] | I/O |
| 15 | I.Pin | A[20] | I/O |
| 16 | O.Pin | A[20] | I/O |
| 17 | I.Pin | A[19] | I/O |
| 18 | O.Pin | A[19] | I/O |
| 19 | I.Pin | A[18] | I/O |
| 20 | O.Pin | A[18] | I/O |
| 21 | I.Pin | A[17] | I/O |
| 22 | O.Pin | A[17] | I/O |
| 23 | I.Pin | A[16] | I/O |
| 24 | O.Pin | A[16] | I/O |
| 25 | I.Pin | A[15] | I/O |
| 26 | O.Pin | A[15] | I/O |
| 27 | I.Pin | A[14] | I/O |

Table 15-3. Boundary-Scan Bit Definitions (Continued)

| | | ny-scan bit bennition | |
|-----|-----------|------------------------------|------------|
| BIT | CELL TYPE | PIN/CELL NAME | PIN TYPE |
| 28 | O.Pin | A[14] | 1/0 |
| 29 | I.Pin | A[13] | 1/0 |
| 30 | O.Pin | A[13] | 1/0 |
| 31 | I.Pin | A[12] | I/O |
| 32 | O.Pin | A[12] | I/O |
| 33 | I.Pin | A[11] | I/O |
| 34 | O.Pin | A[11] | I/O |
| 35 | I.Pin | A[10] | I/O |
| 36 | O.Pin | A[10] | I/O |
| 37 | I.Pin | A[9] | I/O |
| 38 | O.Pin | A[9] | I/O |
| 39 | I.Pin | A[8] | I/O |
| 40 | O.Pin | A[8] | I/O |
| 41 | I.Pin | A[7] | I/O |
| 42 | O.Pin | A[7] | I/O |
| 43 | I.Pin | A[6] | I/O |
| 44 | O.Pin | A[6] | I/O |
| 45 | I.Pin | A[5] | I/O |
| 46 | O.Pin | A[5] | I/O |
| 47 | I.Pin | A[4] | I/O |
| 48 | O.Pin | A[4] | I/O |
| 49 | I.Pin | A[3] | I/O |
| 50 | O.Pin | A[3] | I/O |
| 51 | I.Pin | A[2] | I/O |
| 52 | O.Pin | A[2] | I/O |
| 53 | I.Pin | A[1] | I/O |
| 54 | O.Pin | A[1] | I/O |
| 55 | I.Pin | A[0] | I/O |
| 56 | O.Pin | A[0] | I/O |
| 57 | IO.Ctl | A[23:0] enable | - |
| 58 | I.Pin | PP[0]/DDATA[0 | I/O |
| 59 | O.Pin | PP[0]/DDATA[0 | I/O |
| 60 | IO.Ctl | PP[0]/DDATA[0] enable | - |
| 61 | I.Pin | PP[1]/DDATA[1] | I/O |
| 62 | O.Pin | PP[1]/DDATA[1] | I/O |
| 63 | IO.Ctl | PP[1]/DDATA[1] enable | - |
| 64 | I.Pin | PP[2]/DDATA[2] | I/O |
| 65 | O.Pin | PP[2]/DDATA[2] | I/O |
| 66 | IO.Ctl | PP[2]/DDATA[2] enable | - |
| 67 | I.Pin | PP[3]/DDATA[3] | I/O |
| 68 | O.Pin | PP[3]/DDATA[3] | 1/0 |
| 69 | IO.Ctl | PP[3]/DDATA[3] enable | - |
| | I.Pin | PP[4]/PST[0] | - |
| 70 | O.Pin | PP[4]/PST[0] PP[4]/PST[0] | I/O I/O |
| | IO.Ctl | | |
| 72 | | PP[4]/PST[0] enable | - |
| 73 | I.Pin | PP[5]/PST[1] PP[5]/PST[1] | 1/0 |
| 74 | O.Pin | rr[5]/P51[1] | I/O |

Table 15-3. Boundary-Scan Bit Definitions (Continued)

| BIT | CELL TYPE | PIN/CELL NAME | PIN TYPE |
|-----|-----------|---------------------|----------|
| 75 | IO.Ctl | PP[5]/PST[1] enable | - |
| 76 | I.Pin | PP[6]/PST[2] | I/O |
| 77 | O.Pin | PP[6]/PST[2] | I/O |
| 78 | IO.Ctl | PP[6]/PST[2] enable | - |
| 79 | I.Pin | PP[7]/PST[3] | I/O |
| 80 | O.Pin | PP[7]/PST[3] | I/O |
| 81 | IO.Ctl | PP[7]/PST[3] enable | - |
| 82 | I.Pin | SCL | I/O |
| 83 | O.Pin | SCL | I/O |
| 84 | I.Pin | SDA | I/O |
| 85 | O.Pin | SDA | I/O |
| 86 | O.Pin | TOUT[1] | 0 |
| 87 | O.Pin | TOUT[0] | 0 |
| 88 | I.Pin | CLK | I |
| 89 | I.Pin | TIN[1] | I |
| 90 | I.Pin | TIN[0] | I |
| 91 | O.Pin | TxD[0] | 0 |
| 92 | I.Pin | RxD[0] | 1 |
| 93 | O.Pin | RTS[0] | 0 |
| 94 | I.Pin | CTS[0] | 1 |
| 95 | O.Pin | TxD[1] | 0 |
| 96 | I.Pin | RxD[1] | 1 |
| 97 | O.Pin | RTS[1]/RSTO | 0 |
| 98 | I.Pin | CTS[1] | I |
| 99 | I.Pin | HIZ | 1 |
| 100 | I.Pin | D[0] | I/O |
| 101 | O.Pin | D[0] | I/O |
| 102 | I.Pin | D[1] | I/O |
| 103 | O.Pin | D[1] | I/O |
| 104 | I.Pin | D[2] | I/O |
| 105 | O.Pin | D[2] | I/O |
| 106 | I.Pin | D[3] | I/O |
| 107 | O.Pin | D[3] | I/O |
| 108 | I.Pin | D[4] | I/O |
| 109 | O.Pin | D[4] | I/O |
| 110 | I.Pin | D[5] | I/O |
| 111 | O.Pin | D[5] | I/O |
| 112 | I.Pin | D[6] | I/O |
| 113 | O.Pin | D[6] | I/O |
| 114 | I.Pin | D[7] | I/O |
| 115 | O.Pin | D[7] | I/O |
| 116 | I.Pin | D[8] | I/O |
| 117 | O.Pin | D[8] | I/O |
| 118 | I.Pin | D[9] | I/O |
| 119 | O.Pin | D[9] | I/O |
| 120 | I.Pin | D[10] | I/O |
| 121 | O.Pin | D[10] | I/O |
| 121 | U.PIN | [10] ا | I/O |

Table 15-3. Boundary-Scan Bit Definitions (Continued)

| BIT | CELL TYPE | PIN/CELL NAME | PIN TYPE |
|-----|-----------|----------------|----------|
| 122 | I.Pin | D[11] | I/O |
| 123 | O.Pin | D[11] | I/O |
| 124 | I.Pin | D[12] | I/O |
| 125 | O.Pin | D[12] | I/O |
| 126 | I.Pin | D[13] | I/O |
| 127 | O.Pin | D[13] | I/O |
| 128 | I.Pin | D[14] | I/O |
| 129 | O.Pin | D[14] | I/O |
| 130 | I.Pin | D[15] | I/O |
| 131 | O.Pin | D[15] | I/O |
| 132 | I.Pin | D[16] | I/O |
| 133 | O.Pin | D[16] | I/O |
| 134 | I.Pin | D[17] | I/O |
| 135 | O.Pin | D[17] | I/O |
| 136 | I.Pin | D[18] | I/O |
| 137 | O.Pin | D[18] | I/O |
| 138 | I.Pin | D[19] | I/O |
| 139 | O.Pin | D[19] | I/O |
| 140 | I.Pin | D[20] | I/O |
| 141 | O.Pin | D[20] | I/O |
| 142 | I.Pin | D[21] | I/O |
| 143 | O.Pin | D[21] | I/O |
| 144 | I.Pin | D[22] | I/O |
| 145 | O.Pin | D[22] | I/O |
| 146 | I.Pin | D[23] | I/O |
| 147 | O.Pin | D[23] | I/O |
| 148 | I.Pin | D[24] | I/O |
| 149 | O.Pin | D[24] | I/O |
| 150 | I.Pin | D[25] | I/O |
| 151 | O.Pin | D[25] | I/O |
| 152 | I.Pin | D[26] | I/O |
| 153 | O.Pin | D[26] | I/O |
| 154 | I.Pin | D[27] | I/O |
| 155 | O.Pin | D[27] | I/O |
| 156 | I.Pin | D[28] | I/O |
| 157 | O.Pin | D[28] | I/O |
| 158 | I.Pin | D[29] | I/O |
| 159 | O.Pin | D[29] | I/O |
| 160 | I.Pin | D[30] | I/O |
| 161 | O.Pin | D[30] | I/O |
| 162 | I.Pin | D[31] | I/O |
| 163 | O.Pin | D[31] | I/O |
| 164 | IO.Ctl | D[31:0] enable | - |
| 165 | O.Pin | DRAMW | 0 |
| 166 | O.Pin | CAS[3] | 0 |
| 167 | O.Pin | CAS[2] | 0 |
| 168 | O.Pin | CAS[1] | 0 |

Table 15-3. Boundary-Scan Bit Definitions (Continued)

| BIT | CELL TYPE | PIN/CELL NAME | PIN TYPE |
|-----|-----------|------------------------------------|----------|
| 169 | O.Pin | CAS[0] | 0 |
| 170 | O.Pin | RAS[1] | 0 |
| 171 | O.Pin | RAS[0] | 0 |
| 172 | I.Pin | BG | I |
| 173 | O.Pin | BD | 0 |
| 174 | O.Pin | BR | 0 |
| 175 | I.Pin | IPL[0]/IRQ[1] | I |
| 176 | I.Pin | <u>IPL</u> [1]/ <u>IRQ</u> [4] | I |
| 177 | I.Pin | <u>IPL</u> [2]/ <u>IRQ</u> [7] | I |
| 178 | I.Pin | ĀTĀ | I |
| 179 | I.Pin | RSTI | I |
| 180 | I.Pin | TS | I/O |
| 181 | O.Pin | TS | I/O |
| 182 | IO.Ctl | TS enable | - |
| 183 | I.Pin | TEA | I |
| 184 | I.Pin | TA | I/O |
| 185 | O.Pin | TA | I/O |
| 186 | IO.Ctl | TA enable | - |
| 187 | I.Pin | R/W | I/O |
| 188 | O.Pin | R/W | I/O |
| 189 | IO.Ctl | TT[1:0], ATM, SIZ[1:0], R/W enable | - |
| 190 | I.Pin | SIZ[1] | I/O |
| 191 | O.Pin | SIZ[1] | I/O |
| 192 | I.Pin | SIZ[0] | I/O |
| 193 | O.Pin | SIZ[0] | I/O |
| 194 | O.Pin | ATM | 0 |
| 195 | O.Pin | TT[1] | 0 |
| 196 | O.Pin | TT[0] | 0 |
| 197 | O.Pin | <u>CS</u> [3] | 0 |
| 198 | O.Pin | <u>CS</u> [2] | 0 |
| 199 | O.Pin | <u>CS</u> [1] | 0 |
| 200 | O.Pin | <u>CS[0]</u> | 0 |
| 201 | I.Pin | A[27]/CS[7]/WE[0] | I/O |
| 202 | O.Pin | A[27]/CS[7]/WE[0] | I/O |
| 203 | IO.Ctl | A[27]/CS[7]/WE[0] enable | - |

15.3.4 JTAG BYPASS REGISTER

The MCF5206 includes an IEEE 1149.1-compliant bypass register, which creates a single bit shift register path from TDI to the bypass register to TDO when the BYPASS instruction is selected.

15.4 TAP CONTROLLER

The value of TMS at the rising edge of TCK determines the current state of the TAP controller. There are basically two paths that the TAP controller can follow: The first, for executing JTAG instructions; the second, for manipulating JTAG data based on the JTAG

instructions. The various states of the TAP controller are shown in Figure 15-2 For more detail on each state, refer to the IEEE 1149.1 Standard JTAG document. Note that from any state the TAP controller is in, Test-Logic-Reset can be entered if TMS is held high for at least 5 rising edges of TCK.




Figure 15-2. JTAG TAP Controller State Machine

15.5 RESTRICTIONS

The test logic is implemented using static logic design, and TCK can be stopped in either a high or low state without loss of data. The system logic, however, operates on a different system clock which is not synchronized to TCK internally. Any mixed operation requiring the use of 1149.1 test logic in conjunction with system functional logic that uses both clocks, must have coordination and synchronization of these clocks done externally to the MCF5206.

15.6 DISABLING THE IEEE 1149.1 STANDARD OPERATION

There are two methods by which the MCF5206 can be used without the IEEE 1149.1 test logic being active: (1) Nonuse of the JTAG test logic by either nontermination (disconnection) or intentional fixing of TAP logic values, and (2) Intentional disabling of the JTAG test logic by assertion of the JTAG signal (entering Debug mode).

There are several considerations that must be addressed if the IEEE 1149.1 logic is not going to be used once the MCF5206 is assembled onto a board. The prime consideration is to ensure that the IEEE 1149.1 test logic remains transparent and benign to the system logic during functional operation. This requires the minimum of either connecting the \overline{TRST} pin to logic 0, or connecting the TCK clock pin to a clock source that will supply five rising edges and the falling edge after the fifth rising edge, to ensure that the part enters the test-logic-reset state. The recommended solution is to connect \overline{TRST} to logic 0. Another consideration is that the TCK pin does not have an internal pullup as is required on the TMS, TDI, and \overline{TRST} pins; therefore, it should not be left unterminated to preclude mid-level input values. Figure 15-3 shows pin values recommended for disabling JTAG with the MCF5206 in JTAG mode (\overline{JTAG} =0).




Figure 15-3. Disabling JTAG in JTAG Mode

A second method of using the MCF5206 without the IEEE 1149.1 logic being active is to select Debug mode by placing a logic 1 on the defined compliance enable pin, $\overline{\text{JTAG}}$. When $\overline{\text{JTAG}}$ is a logic 1, then the IEEE 1149.1 test controller is placed in the test-logic-reset state by the internal assertion of the $\overline{\text{TRST}}$ signal to the controller, and, the TAP pins function as debug mode pins. While in JTAG mode, input pins TDI/DSI, TMS/ $\overline{\text{BKPT}}$, and

TRST/DSCLK have internal pullups enabled. Figure 15-4 shows pin values recommended for disabling JTAG with the MCF5206 in debug mode.




Figure 15-4. Disabling JTAG in Debug Mode

15.7 MOTOROLA MCF5206 BSDL DESCRIPTION

The MCF5206 BSDL description is available on the World Wide Web at http://www.mot.com/coldfire

15.8 OBTAINING THE IEEE 1149.1 STANDARD

The IEEE 1149 Standard JTAG specification is available directly from IEEE:

IEEE Standards Department 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 USA

http://stdsbbs.ieee.org/

Fax: 908-981-9667

Information: 908-981-0060 or 1-800-678-4333