







Pipeline • If a write to PC is detected then the branch signal is generated. In this case the content of the pipeline in the IF/ID and ID/EX is cleared.		
• If a operation is conditional it must be stalled until the previous SR is available in the register file.		
	RISE - Notes	
	Christian Walter	
	21. November 2006	1/2

