


See sheet 3 (Notes) for a more general description





EX/MEM

MEM/WB

Register WR Ports

- If ALU Opcode reads from Memory then #REG is result
- If ALU Opcode is write [ALU] is #REG
- Memory output is written to #REG if wanted by ALU Opcode 1






- Extends 3/5 Bit Opcodes to common 5 Bit
- Decodes Conditional Bits from IR
- Decode + Fetch rX, rY, rZ numbers
- Sign extend 8-Bit and 4-Bit values
- Pass rX address (Used in WB)
- Check if status register (SR) is set from last instruction. If not, stall the pipeline
- Check if registers rX, rY and rZ are written back already. If not, stall the pipeline.

Notes:
 The decode stage checks if all registers are valid and can be read. A register is valid if it is not in use by an already pending instruction in the pipeline. This is indicated by a lock bit which is set by the instruction decode stage when the instruction enters the pipeline. If a register is not ready then the pipeline is stalled. The lock bit is cleared again in the writeback stage.
 Furthermore the decode stage checks if the status register is ready. It is ready when the instruction before this instructions before has updated the status register. If the instructions before do not modify the SR no stall is necessary.

Notes:
 The execution stage checks if there is a branch. If there is a branch it clears the previous two pipeline stages and updates the program counter in the register file.



Pipeline

- If a write to PC is detected then the branch signal is generated. In this case the content of the pipeline in the IF/ID and ID/EX is cleared.
- If a operation is conditional it must be stalled until the previous SR is available in the register file.

