
See sheet 3 (Notes) for a more general description
#ALU
BRANCH
STALL
PC
MUX
ADD + 2
MEM[PC]
SRAM
(Instruction Memory)
R Port 1:3
R0
...
R12
R13 = LR
R14 = PC
R15 = SR
W Port 1:3
Sheet 2
R/W Port R14
IF/ID
#PC
IR
SR Fetch
OPCODE
Extender
Cond
Decode
Register
Decode + Fetch
Immediate
Fetch
ID/EX
#SR
#PC
5-Bit Opcode
3-Bit Cond
rX
#rX
#rZ
#rY
#IMM16
Comb
MUX
BRANCH
Execute
Unit
EX/MEM
ALU OP2
ALU OP1
#REG
#ALU
DREG
#LR
Opcodes1
00 : NOP
01 : REG = [ALU]
10 : [ALU] = REG
11 : REG = #ALU
Opcodes2:
00 : LR = NOP
01 : LR = #LR
10 : SR = #SR
Signals
#REG ... Temporary 16 Bit Register
#ALU ... ALU Output
DREG ... Destination Register
#SR ... New Status Register
#LR ...New Link Register
Memory Elements
Combinatorical Logic
Registers
Note: Values of register rX is denoted by #rX
BUS [CLEAR, STALL]
BUS [CLEAR, STALL]
RISE - Design Overview 1/2
CW, JL, HT, US
21. November 2006
1/2




| **RISE** – Design Overview 2/2 | |
|---|---|
| CW, JL, HT, US | |
| 21. November 2006 | 2/4 |




**RISE** – Decode Stage

CW, JL, HT, US

21. November 2006 | 1/1

Notes:
The execution stage checks if there is a branch. If there is a branch it clears the previous two pipeline stages and updates the programm counter in the register file.




| **RISE** – Execute Stage | |
|---|---|
| CW, JL, HT, US | |
| 21. November 2006 | 1/1 |

Pipeline

- If a write to PC is detected then the branch signal is generated. In this case the content of the pipeline in the IF/ID and ID/EX is cleared.
- If a operation is conditional it must be stalled until the previous SR is available in the register file.




**RISE** - Symbols

Christian Walter

21. November 2006